NaxdyOrg/embassy
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

Allow maximal clock for F7 HCLK

Browse source
This commit is contained in:
Matous Hybl 2022-05-08 23:07:28 +02:00
parent e9ab960ebf
commit 01fb447e9d
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
embassy-stm32/src/rcc/f7.rs
View file

@ -170,7 +170,7 @@ pub(crate) unsafe fn init(config: Config) {
// Calculate real AHB clock
let hclk = sysclk / hpre_div;
assert!(hclk < max::HCLK_MAX);
assert!(hclk <= max::HCLK_MAX);
let pclk1 = config
.pclk1