Fix digest interrupt enable.
This commit is contained in:
parent
b7db75adff
commit
bfa67c2993
2 changed files with 2 additions and 2 deletions
|
@ -215,7 +215,7 @@ impl<'d, T: Instance> Hash<'d, T> {
|
|||
}
|
||||
// Register waker, then enable interrupts.
|
||||
HASH_WAKER.register(cx.waker());
|
||||
T::regs().imr().modify(|reg| reg.set_dinie(true));
|
||||
T::regs().imr().modify(|reg| reg.set_dcie(true));
|
||||
// Check for completion.
|
||||
let bits = T::regs().sr().read();
|
||||
if bits.dcis() {
|
||||
|
|
|
@ -244,7 +244,7 @@ impl<'d, T: Instance, D: Dma<T>> Hash<'d, T, D> {
|
|||
}
|
||||
// Register waker, then enable interrupts.
|
||||
HASH_WAKER.register(cx.waker());
|
||||
T::regs().imr().modify(|reg| reg.set_dinie(true));
|
||||
T::regs().imr().modify(|reg| reg.set_dcie(true));
|
||||
// Check for completion.
|
||||
let bits = T::regs().sr().read();
|
||||
if bits.dcis() {
|
||||
|
|
Loading…
Reference in a new issue