forked from Mirror/Ryujinx
25 lines
1.3 KiB
Diff
25 lines
1.3 KiB
Diff
|
diff --git a/qemu/target-arm/unicorn_arm.c b/qemu/target-arm/unicorn_arm.c
|
||
|
|
index 5ff9ebb..d4953f4 100644
|
||
|
|
--- a/qemu/target-arm/unicorn_arm.c
|
||
|
|
+++ b/qemu/target-arm/unicorn_arm.c
|
||
|
|
@@ -101,6 +101,9 @@ int arm_reg_read(struct uc_struct *uc, unsigned int *regs, void **vals, int coun
|
||
|
|
case UC_ARM_REG_FPEXC:
|
||
|
|
*(int32_t *)value = ARM_CPU(uc, mycpu)->env.vfp.xregs[ARM_VFP_FPEXC];
|
||
|
|
break;
|
||
|
|
+ case UC_ARM_REG_FPSCR:
|
||
|
|
+ *(int32_t *)value = vfp_get_fpscr(&ARM_CPU(uc, mycpu)->env);
|
||
|
|
+ break;
|
||
|
|
case UC_ARM_REG_IPSR:
|
||
|
|
*(uint32_t *)value = xpsr_read(&ARM_CPU(uc, mycpu)->env) & 0x1ff;
|
||
|
|
break;
|
||
|
|
@@ -175,6 +178,9 @@ int arm_reg_write(struct uc_struct *uc, unsigned int *regs, void* const* vals, i
|
||
|
|
case UC_ARM_REG_FPEXC:
|
||
|
|
ARM_CPU(uc, mycpu)->env.vfp.xregs[ARM_VFP_FPEXC] = *(int32_t *)value;
|
||
|
|
break;
|
||
|
|
+ case UC_ARM_REG_FPSCR:
|
||
|
|
+ vfp_set_fpscr(&ARM_CPU(uc, mycpu)->env, *(uint32_t *)value);
|
||
|
|
+ break;
|
||
|
|
case UC_ARM_REG_IPSR:
|
||
|
|
xpsr_write(&ARM_CPU(uc, mycpu)->env, *(uint32_t *)value, 0x1ff);
|
||
|
|
break;
|