Mirror/citra
1
0
Fork 0
mirror of https://github.com/PabloMK7/citra.git synced 2024-11-25 00:44:05 +00:00
Code Issues Projects Releases Packages Wiki Activity

ARM: Fixed dyncom to use reg15 for PC (this core doesn't use pc variable).

Browse source 
- Fixes single stepping in debugger.
This commit is contained in:
bunnei 2014-11-09 17:00:59 -05:00
parent ce1125d490
commit b8e6f52419
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
src/core/arm/dyncom/arm_dyncom.cpp
View file

@ -60,7 +60,7 @@ void ARM_DynCom::SetPC(u32 pc) {
* @return Returns current PC
*/
u32 ARM_DynCom::GetPC() const {
return state->pc;
return state->Reg[15];
}
/**
@ -129,7 +129,7 @@ void ARM_DynCom::SaveContext(ThreadContext& ctx) {
ctx.sp = state->Reg[13];
ctx.lr = state->Reg[14];
ctx.pc = state->pc;
ctx.pc = state->Reg[15];
ctx.cpsr = state->Cpsr;
ctx.fpscr = state->VFP[1];