mirror of
https://github.com/PabloMK7/citra.git
synced 2024-12-01 19:59:38 +00:00
dyncom: Increment addr when accessing LR in LDM
This commit is contained in:
parent
30e41de347
commit
e37425b380
1 changed files with 2 additions and 0 deletions
|
@ -4362,6 +4362,8 @@ unsigned InterpreterMainLoop(ARMul_State* state) {
|
||||||
cpu->Reg[14] = Memory::Read32(addr);
|
cpu->Reg[14] = Memory::Read32(addr);
|
||||||
else
|
else
|
||||||
cpu->Reg_usr[1] = Memory::Read32(addr);
|
cpu->Reg_usr[1] = Memory::Read32(addr);
|
||||||
|
|
||||||
|
addr += 4;
|
||||||
}
|
}
|
||||||
} else if (!BIT(inst, 22)) {
|
} else if (!BIT(inst, 22)) {
|
||||||
for(int i = 0; i < 16; i++ ){
|
for(int i = 0; i < 16; i++ ){
|
||||||
|
|
Loading…
Reference in a new issue