mirror of
https://github.com/PabloMK7/citra.git
synced 2024-12-04 21:31:23 +00:00
6288 lines
No EOL
227 KiB
C++
6288 lines
No EOL
227 KiB
C++
/* armemu.c -- Main instruction emulation: ARM7 Instruction Emulator.
|
|
Copyright (C) 1994 Advanced RISC Machines Ltd.
|
|
Modifications to add arch. v4 support by <jsmith@cygnus.com>.
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation; either version 2 of the License, or
|
|
(at your option) any later version.
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program; if not, write to the Free Software
|
|
Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. */
|
|
|
|
//#include <util.h> // DEBUG()
|
|
|
|
#include "core/arm/skyeye_common/arm_regformat.h"
|
|
#include "core/arm/skyeye_common/armdefs.h"
|
|
#include "core/arm/skyeye_common/armemu.h"
|
|
#include "core/hle/hle.h"
|
|
|
|
//#include "svc.h"
|
|
|
|
//ichfly
|
|
//#define callstacker 1
|
|
|
|
//#include "skyeye_callback.h"
|
|
//#include "skyeye_bus.h"
|
|
//#include "sim_control.h"
|
|
//#include "skyeye_pref.h"
|
|
//#include "skyeye.h"
|
|
//#include "skyeye2gdb.h"
|
|
//#include "code_cov.h"
|
|
|
|
//#include "iwmmxt.h"
|
|
//chy 2003-07-11: for debug instrs
|
|
//extern int skyeye_instr_debug;
|
|
extern FILE *skyeye_logfd;
|
|
|
|
static ARMword GetDPRegRHS (ARMul_State *, ARMword);
|
|
static ARMword GetDPSRegRHS (ARMul_State *, ARMword);
|
|
static void WriteR15 (ARMul_State *, ARMword);
|
|
static void WriteSR15 (ARMul_State *, ARMword);
|
|
static void WriteR15Branch (ARMul_State *, ARMword);
|
|
static ARMword GetLSRegRHS (ARMul_State *, ARMword);
|
|
static ARMword GetLS7RHS (ARMul_State *, ARMword);
|
|
static unsigned LoadWord (ARMul_State *, ARMword, ARMword);
|
|
static unsigned LoadHalfWord (ARMul_State *, ARMword, ARMword, int);
|
|
static unsigned LoadByte (ARMul_State *, ARMword, ARMword, int);
|
|
static unsigned StoreWord (ARMul_State *, ARMword, ARMword);
|
|
static unsigned StoreHalfWord (ARMul_State *, ARMword, ARMword);
|
|
static unsigned StoreByte (ARMul_State *, ARMword, ARMword);
|
|
static void LoadMult (ARMul_State *, ARMword, ARMword, ARMword);
|
|
static void StoreMult (ARMul_State *, ARMword, ARMword, ARMword);
|
|
static void LoadSMult (ARMul_State *, ARMword, ARMword, ARMword);
|
|
static void StoreSMult (ARMul_State *, ARMword, ARMword, ARMword);
|
|
static unsigned Multiply64 (ARMul_State *, ARMword, int, int);
|
|
static unsigned MultiplyAdd64 (ARMul_State *, ARMword, int, int);
|
|
static void Handle_Load_Double (ARMul_State *, ARMword);
|
|
static void Handle_Store_Double (ARMul_State *, ARMword);
|
|
|
|
static int
|
|
handle_v6_insn (ARMul_State * state, ARMword instr);
|
|
|
|
#define LUNSIGNED (0) /* unsigned operation */
|
|
#define LSIGNED (1) /* signed operation */
|
|
#define LDEFAULT (0) /* default : do nothing */
|
|
#define LSCC (1) /* set condition codes on result */
|
|
|
|
#ifdef NEED_UI_LOOP_HOOK
|
|
/* How often to run the ui_loop update, when in use. */
|
|
#define UI_LOOP_POLL_INTERVAL 0x32000
|
|
|
|
/* Counter for the ui_loop_hook update. */
|
|
static int ui_loop_hook_counter = UI_LOOP_POLL_INTERVAL;
|
|
|
|
/* Actual hook to call to run through gdb's gui event loop. */
|
|
extern int (*ui_loop_hook) (int);
|
|
#endif /* NEED_UI_LOOP_HOOK */
|
|
|
|
/* Short-hand macros for LDR/STR. */
|
|
|
|
/* Store post decrement writeback. */
|
|
#define SHDOWNWB() \
|
|
lhs = LHS ; \
|
|
if (StoreHalfWord (state, instr, lhs)) \
|
|
LSBase = lhs - GetLS7RHS (state, instr);
|
|
|
|
/* Store post increment writeback. */
|
|
#define SHUPWB() \
|
|
lhs = LHS ; \
|
|
if (StoreHalfWord (state, instr, lhs)) \
|
|
LSBase = lhs + GetLS7RHS (state, instr);
|
|
|
|
/* Store pre decrement. */
|
|
#define SHPREDOWN() \
|
|
(void)StoreHalfWord (state, instr, LHS - GetLS7RHS (state, instr));
|
|
|
|
/* Store pre decrement writeback. */
|
|
#define SHPREDOWNWB() \
|
|
temp = LHS - GetLS7RHS (state, instr); \
|
|
if (StoreHalfWord (state, instr, temp)) \
|
|
LSBase = temp;
|
|
|
|
/* Store pre increment. */
|
|
#define SHPREUP() \
|
|
(void)StoreHalfWord (state, instr, LHS + GetLS7RHS (state, instr));
|
|
|
|
/* Store pre increment writeback. */
|
|
#define SHPREUPWB() \
|
|
temp = LHS + GetLS7RHS (state, instr); \
|
|
if (StoreHalfWord (state, instr, temp)) \
|
|
LSBase = temp;
|
|
|
|
/* Load post decrement writeback. */
|
|
#define LHPOSTDOWN() \
|
|
{ \
|
|
int done = 1; \
|
|
lhs = LHS; \
|
|
temp = lhs - GetLS7RHS (state, instr); \
|
|
\
|
|
switch (BITS (5, 6)) \
|
|
{ \
|
|
case 1: /* H */ \
|
|
if (LoadHalfWord (state, instr, lhs, LUNSIGNED)) \
|
|
LSBase = temp; \
|
|
break; \
|
|
case 2: /* SB */ \
|
|
if (LoadByte (state, instr, lhs, LSIGNED)) \
|
|
LSBase = temp; \
|
|
break; \
|
|
case 3: /* SH */ \
|
|
if (LoadHalfWord (state, instr, lhs, LSIGNED)) \
|
|
LSBase = temp; \
|
|
break; \
|
|
case 0: /* SWP handled elsewhere. */ \
|
|
default: \
|
|
done = 0; \
|
|
break; \
|
|
} \
|
|
if (done) \
|
|
break; \
|
|
}
|
|
|
|
/* Load post increment writeback. */
|
|
#define LHPOSTUP() \
|
|
{ \
|
|
int done = 1; \
|
|
lhs = LHS; \
|
|
temp = lhs + GetLS7RHS (state, instr); \
|
|
\
|
|
switch (BITS (5, 6)) \
|
|
{ \
|
|
case 1: /* H */ \
|
|
if (LoadHalfWord (state, instr, lhs, LUNSIGNED)) \
|
|
LSBase = temp; \
|
|
break; \
|
|
case 2: /* SB */ \
|
|
if (LoadByte (state, instr, lhs, LSIGNED)) \
|
|
LSBase = temp; \
|
|
break; \
|
|
case 3: /* SH */ \
|
|
if (LoadHalfWord (state, instr, lhs, LSIGNED)) \
|
|
LSBase = temp; \
|
|
break; \
|
|
case 0: /* SWP handled elsewhere. */ \
|
|
default: \
|
|
done = 0; \
|
|
break; \
|
|
} \
|
|
if (done) \
|
|
break; \
|
|
}
|
|
|
|
/* Load pre decrement. */
|
|
#define LHPREDOWN() \
|
|
{ \
|
|
int done = 1; \
|
|
\
|
|
temp = LHS - GetLS7RHS (state, instr); \
|
|
switch (BITS (5, 6)) \
|
|
{ \
|
|
case 1: /* H */ \
|
|
(void) LoadHalfWord (state, instr, temp, LUNSIGNED); \
|
|
break; \
|
|
case 2: /* SB */ \
|
|
(void) LoadByte (state, instr, temp, LSIGNED); \
|
|
break; \
|
|
case 3: /* SH */ \
|
|
(void) LoadHalfWord (state, instr, temp, LSIGNED); \
|
|
break; \
|
|
case 0: \
|
|
/* SWP handled elsewhere. */ \
|
|
default: \
|
|
done = 0; \
|
|
break; \
|
|
} \
|
|
if (done) \
|
|
break; \
|
|
}
|
|
|
|
/* Load pre decrement writeback. */
|
|
#define LHPREDOWNWB() \
|
|
{ \
|
|
int done = 1; \
|
|
\
|
|
temp = LHS - GetLS7RHS (state, instr); \
|
|
switch (BITS (5, 6)) \
|
|
{ \
|
|
case 1: /* H */ \
|
|
if (LoadHalfWord (state, instr, temp, LUNSIGNED)) \
|
|
LSBase = temp; \
|
|
break; \
|
|
case 2: /* SB */ \
|
|
if (LoadByte (state, instr, temp, LSIGNED)) \
|
|
LSBase = temp; \
|
|
break; \
|
|
case 3: /* SH */ \
|
|
if (LoadHalfWord (state, instr, temp, LSIGNED)) \
|
|
LSBase = temp; \
|
|
break; \
|
|
case 0: \
|
|
/* SWP handled elsewhere. */ \
|
|
default: \
|
|
done = 0; \
|
|
break; \
|
|
} \
|
|
if (done) \
|
|
break; \
|
|
}
|
|
|
|
/* Load pre increment. */
|
|
#define LHPREUP() \
|
|
{ \
|
|
int done = 1; \
|
|
\
|
|
temp = LHS + GetLS7RHS (state, instr); \
|
|
switch (BITS (5, 6)) \
|
|
{ \
|
|
case 1: /* H */ \
|
|
(void) LoadHalfWord (state, instr, temp, LUNSIGNED); \
|
|
break; \
|
|
case 2: /* SB */ \
|
|
(void) LoadByte (state, instr, temp, LSIGNED); \
|
|
break; \
|
|
case 3: /* SH */ \
|
|
(void) LoadHalfWord (state, instr, temp, LSIGNED); \
|
|
break; \
|
|
case 0: \
|
|
/* SWP handled elsewhere. */ \
|
|
default: \
|
|
done = 0; \
|
|
break; \
|
|
} \
|
|
if (done) \
|
|
break; \
|
|
}
|
|
|
|
/* Load pre increment writeback. */
|
|
#define LHPREUPWB() \
|
|
{ \
|
|
int done = 1; \
|
|
\
|
|
temp = LHS + GetLS7RHS (state, instr); \
|
|
switch (BITS (5, 6)) \
|
|
{ \
|
|
case 1: /* H */ \
|
|
if (LoadHalfWord (state, instr, temp, LUNSIGNED)) \
|
|
LSBase = temp; \
|
|
break; \
|
|
case 2: /* SB */ \
|
|
if (LoadByte (state, instr, temp, LSIGNED)) \
|
|
LSBase = temp; \
|
|
break; \
|
|
case 3: /* SH */ \
|
|
if (LoadHalfWord (state, instr, temp, LSIGNED)) \
|
|
LSBase = temp; \
|
|
break; \
|
|
case 0: \
|
|
/* SWP handled elsewhere. */ \
|
|
default: \
|
|
done = 0; \
|
|
break; \
|
|
} \
|
|
if (done) \
|
|
break; \
|
|
}
|
|
|
|
/*ywc 2005-03-31*/
|
|
//teawater add for arm2x86 2005.02.17-------------------------------------------
|
|
#ifdef DBCT
|
|
#include "dbct/tb.h"
|
|
#include "dbct/arm2x86_self.h"
|
|
#endif
|
|
//AJ2D--------------------------------------------------------------------------
|
|
|
|
//Diff register
|
|
unsigned int mirror_register_file[39];
|
|
|
|
/* EMULATION of ARM6. */
|
|
|
|
extern int debugmode;
|
|
int ARMul_ICE_debug(ARMul_State *state,ARMword instr,ARMword addr);
|
|
#ifdef MODE32
|
|
//chy 2006-04-12, for ICE debug
|
|
int ARMul_ICE_debug(ARMul_State *state,ARMword instr,ARMword addr)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static int dump = 0;
|
|
ARMword ARMul_Debug(ARMul_State * state, ARMword pc, ARMword instr)
|
|
{
|
|
/*printf("[%08x] ", pc);
|
|
arm11_Disasm32(pc);*/
|
|
|
|
/*if (pc >= 0x0010303C && pc <= 0x00103050)
|
|
{
|
|
printf("[%08x] = %08X = ", pc, instr);
|
|
arm11_Disasm32(pc);
|
|
arm11_Dump();
|
|
}*/
|
|
|
|
//fprintf(stderr,"[%08x]\n", pc);
|
|
|
|
//if (pc == 0x00240C88)
|
|
// arm11_Dump();
|
|
|
|
/*if (pc == 0x188e04)
|
|
{
|
|
DEBUG("read %08X %08X %016X %08X %08X from %08X", state->Reg[0], state->Reg[1], state->Reg[2] | state->Reg[3] << 32, mem_Read32(state->Reg[13]), mem_Read32(state->Reg[13] + 4), state->Reg[14]);
|
|
}
|
|
if (pc == 0x21222c)
|
|
{
|
|
arm11_Dump();
|
|
mem_Dbugdump();
|
|
}*/
|
|
|
|
|
|
/*if (pc == 0x0022D168)
|
|
{
|
|
int j = 0;
|
|
}*/
|
|
|
|
/*if (state->Reg[4] == 0x00105734)
|
|
{
|
|
printf("[%08x] ", pc);
|
|
arm11_Disasm32(pc);
|
|
}*/
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
void chy_debug()
|
|
{
|
|
printf("SkyEye chy_deubeg begin\n");
|
|
}
|
|
*/
|
|
ARMword
|
|
ARMul_Emulate32 (ARMul_State * state)
|
|
#else
|
|
ARMword
|
|
ARMul_Emulate26 (ARMul_State * state)
|
|
#endif
|
|
{
|
|
/* The PC pipeline value depends on whether ARM
|
|
or Thumb instructions are being
|
|
d. */
|
|
ARMword isize;
|
|
ARMword instr; /* The current instruction. */
|
|
ARMword dest = 0; /* Almost the DestBus. */
|
|
ARMword temp; /* Ubiquitous third hand. */
|
|
ARMword pc = 0; /* The address of the current instruction. */
|
|
ARMword lhs; /* Almost the ABus and BBus. */
|
|
ARMword rhs;
|
|
ARMword decoded = 0; /* Instruction pipeline. */
|
|
ARMword loaded = 0;
|
|
ARMword decoded_addr=0;
|
|
ARMword loaded_addr=0;
|
|
ARMword have_bp=0;
|
|
|
|
#ifdef callstacker
|
|
char a[256];
|
|
#endif
|
|
/* shenoubang */
|
|
static int instr_sum = 0;
|
|
int reg_index = 0;
|
|
#if DIFF_STATE
|
|
//initialize all mirror register for follow mode
|
|
for (reg_index = 0; reg_index < 16; reg_index ++) {
|
|
mirror_register_file[reg_index] = state->Reg[reg_index];
|
|
}
|
|
mirror_register_file[CPSR_REG] = state->Cpsr;
|
|
mirror_register_file[R13_SVC] = state->RegBank[SVCBANK][13];
|
|
mirror_register_file[R14_SVC] = state->RegBank[SVCBANK][14];
|
|
mirror_register_file[R13_ABORT] = state->RegBank[ABORTBANK][13];
|
|
mirror_register_file[R14_ABORT] = state->RegBank[ABORTBANK][14];
|
|
mirror_register_file[R13_UNDEF] = state->RegBank[UNDEFBANK][13];
|
|
mirror_register_file[R14_UNDEF] = state->RegBank[UNDEFBANK][14];
|
|
mirror_register_file[R13_IRQ] = state->RegBank[IRQBANK][13];
|
|
mirror_register_file[R14_IRQ] = state->RegBank[IRQBANK][14];
|
|
mirror_register_file[R8_FIRQ] = state->RegBank[FIQBANK][8];
|
|
mirror_register_file[R9_FIRQ] = state->RegBank[FIQBANK][9];
|
|
mirror_register_file[R10_FIRQ] = state->RegBank[FIQBANK][10];
|
|
mirror_register_file[R11_FIRQ] = state->RegBank[FIQBANK][11];
|
|
mirror_register_file[R12_FIRQ] = state->RegBank[FIQBANK][12];
|
|
mirror_register_file[R13_FIRQ] = state->RegBank[FIQBANK][13];
|
|
mirror_register_file[R14_FIRQ] = state->RegBank[FIQBANK][14];
|
|
mirror_register_file[SPSR_SVC] = state->Spsr[SVCBANK];
|
|
mirror_register_file[SPSR_ABORT] = state->Spsr[ABORTBANK];
|
|
mirror_register_file[SPSR_UNDEF] = state->Spsr[UNDEFBANK];
|
|
mirror_register_file[SPSR_IRQ] = state->Spsr[IRQBANK];
|
|
mirror_register_file[SPSR_FIRQ] = state->Spsr[FIQBANK];
|
|
#endif
|
|
/* Execute the next instruction. */
|
|
if (state->NextInstr < PRIMEPIPE) {
|
|
decoded = state->decoded;
|
|
loaded = state->loaded;
|
|
pc = state->pc;
|
|
//chy 2006-04-12, for ICE debug
|
|
decoded_addr=state->decoded_addr;
|
|
loaded_addr=state->loaded_addr;
|
|
}
|
|
|
|
do {
|
|
//print_func_name(state->pc);
|
|
/* Just keep going. */
|
|
isize = INSN_SIZE;
|
|
|
|
switch (state->NextInstr) {
|
|
case SEQ:
|
|
/* Advance the pipeline, and an S cycle. */
|
|
state->Reg[15] += isize;
|
|
pc += isize;
|
|
instr = decoded;
|
|
//chy 2006-04-12, for ICE debug
|
|
have_bp = ARMul_ICE_debug(state,instr,decoded_addr);
|
|
decoded = loaded;
|
|
decoded_addr=loaded_addr;
|
|
//loaded = ARMul_LoadInstrS (state, pc + (isize * 2),
|
|
// isize);
|
|
loaded_addr=pc + (isize * 2);
|
|
if (have_bp) goto TEST_EMULATE;
|
|
break;
|
|
|
|
case NONSEQ:
|
|
/* Advance the pipeline, and an N cycle. */
|
|
state->Reg[15] += isize;
|
|
pc += isize;
|
|
instr = decoded;
|
|
//chy 2006-04-12, for ICE debug
|
|
have_bp=ARMul_ICE_debug(state,instr,decoded_addr);
|
|
decoded = loaded;
|
|
decoded_addr=loaded_addr;
|
|
//loaded = ARMul_LoadInstrN (state, pc + (isize * 2),
|
|
// isize);
|
|
loaded_addr=pc + (isize * 2);
|
|
NORMALCYCLE;
|
|
if (have_bp) goto TEST_EMULATE;
|
|
break;
|
|
|
|
case PCINCEDSEQ:
|
|
/* Program counter advanced, and an S cycle. */
|
|
pc += isize;
|
|
instr = decoded;
|
|
//chy 2006-04-12, for ICE debug
|
|
have_bp=ARMul_ICE_debug(state,instr,decoded_addr);
|
|
decoded = loaded;
|
|
decoded_addr=loaded_addr;
|
|
//loaded = ARMul_LoadInstrS (state, pc + (isize * 2),
|
|
// isize);
|
|
loaded_addr=pc + (isize * 2);
|
|
NORMALCYCLE;
|
|
if (have_bp) goto TEST_EMULATE;
|
|
break;
|
|
|
|
case PCINCEDNONSEQ:
|
|
/* Program counter advanced, and an N cycle. */
|
|
pc += isize;
|
|
instr = decoded;
|
|
//chy 2006-04-12, for ICE debug
|
|
have_bp=ARMul_ICE_debug(state,instr,decoded_addr);
|
|
decoded = loaded;
|
|
decoded_addr=loaded_addr;
|
|
//loaded = ARMul_LoadInstrN (state, pc + (isize * 2),
|
|
// isize);
|
|
loaded_addr=pc + (isize * 2);
|
|
NORMALCYCLE;
|
|
if (have_bp) goto TEST_EMULATE;
|
|
break;
|
|
|
|
case RESUME:
|
|
/* The program counter has been changed. */
|
|
pc = state->Reg[15];
|
|
#ifndef MODE32
|
|
pc = pc & R15PCBITS;
|
|
#endif
|
|
state->Reg[15] = pc + (isize * 2);
|
|
state->Aborted = 0;
|
|
//chy 2004-05-25, fix bug provided by Carl van Schaik<cvansch@cse.unsw.EDU.AU>
|
|
state->AbortAddr = 1;
|
|
|
|
instr = ARMul_LoadInstrN (state, pc, isize);
|
|
//instr = ARMul_ReLoadInstr (state, pc, isize);
|
|
//chy 2006-04-12, for ICE debug
|
|
have_bp=ARMul_ICE_debug(state,instr,pc);
|
|
//decoded =
|
|
// ARMul_ReLoadInstr (state, pc + isize, isize);
|
|
decoded_addr=pc+isize;
|
|
//loaded = ARMul_ReLoadInstr (state, pc + isize * 2,
|
|
// isize);
|
|
loaded_addr=pc + isize * 2;
|
|
NORMALCYCLE;
|
|
if (have_bp) goto TEST_EMULATE;
|
|
break;
|
|
|
|
default:
|
|
/* The program counter has been changed. */
|
|
pc = state->Reg[15];
|
|
#ifndef MODE32
|
|
pc = pc & R15PCBITS;
|
|
#endif
|
|
state->Reg[15] = pc + (isize * 2);
|
|
state->Aborted = 0;
|
|
//chy 2004-05-25, fix bug provided by Carl van Schaik<cvansch@cse.unsw.EDU.AU>
|
|
state->AbortAddr = 1;
|
|
|
|
instr = ARMul_LoadInstrN (state, pc, isize);
|
|
|
|
//chy 2006-04-12, for ICE debug
|
|
have_bp=ARMul_ICE_debug(state,instr,pc);
|
|
#if 0
|
|
decoded =
|
|
ARMul_LoadInstrS (state, pc + (isize), isize);
|
|
#endif
|
|
decoded_addr=pc+isize;
|
|
#if 0
|
|
loaded = ARMul_LoadInstrS (state, pc + (isize * 2),
|
|
isize);
|
|
#endif
|
|
loaded_addr=pc + isize * 2;
|
|
NORMALCYCLE;
|
|
if (have_bp) goto TEST_EMULATE;
|
|
break;
|
|
}
|
|
#if 0
|
|
int idx = 0;
|
|
printf("pc:%x\n", pc);
|
|
for (; idx < 17; idx ++) {
|
|
printf("R%d:%x\t", idx, state->Reg[idx]);
|
|
}
|
|
printf("\n");
|
|
#endif
|
|
|
|
instr = ARMul_LoadInstrN (state, pc, isize);
|
|
state->last_instr = state->CurrInstr;
|
|
state->CurrInstr = instr;
|
|
ARMul_Debug(state, pc, instr);
|
|
#if 0
|
|
if((state->NumInstrs % 10000000) == 0)
|
|
printf("---|%p|--- %lld\n", pc, state->NumInstrs);
|
|
if(state->NumInstrs > (3000000000)) {
|
|
static int flag = 0;
|
|
if(pc == 0x8032ccc4) {
|
|
flag = 300;
|
|
}
|
|
if(flag) {
|
|
int idx = 0;
|
|
printf("------------------------------------\n");
|
|
printf("pc:%x\n", pc);
|
|
for (; idx < 17; idx ++) {
|
|
printf("R%d:%x\t", idx, state->Reg[idx]);
|
|
}
|
|
printf("\nN:%d\t Z:%d\t C:%d\t V:%d\n", state->NFlag, state->ZFlag, state->CFlag, state->VFlag);
|
|
printf("\n");
|
|
printf("------------------------------------\n");
|
|
flag--;
|
|
}
|
|
}
|
|
#endif
|
|
#if DIFF_STATE
|
|
fprintf(state->state_log, "PC:0x%x\n", pc);
|
|
if (pc && (pc + 8) != state->Reg[15]) {
|
|
printf("lucky dog\n");
|
|
printf("pc is %x, R15 is %x\n", pc, state->Reg[15]);
|
|
//exit(-1);
|
|
}
|
|
for (reg_index = 0; reg_index < 16; reg_index ++) {
|
|
if (state->Reg[reg_index] != mirror_register_file[reg_index]) {
|
|
fprintf(state->state_log, "R%d:0x%x\n", reg_index, state->Reg[reg_index]);
|
|
mirror_register_file[reg_index] = state->Reg[reg_index];
|
|
}
|
|
}
|
|
if (state->Cpsr != mirror_register_file[CPSR_REG]) {
|
|
fprintf(state->state_log, "Cpsr:0x%x\n", state->Cpsr);
|
|
mirror_register_file[CPSR_REG] = state->Cpsr;
|
|
}
|
|
if (state->RegBank[SVCBANK][13] != mirror_register_file[R13_SVC]) {
|
|
fprintf(state->state_log, "R13_SVC:0x%x\n", state->RegBank[SVCBANK][13]);
|
|
mirror_register_file[R13_SVC] = state->RegBank[SVCBANK][13];
|
|
}
|
|
if (state->RegBank[SVCBANK][14] != mirror_register_file[R14_SVC]) {
|
|
fprintf(state->state_log, "R14_SVC:0x%x\n", state->RegBank[SVCBANK][14]);
|
|
mirror_register_file[R14_SVC] = state->RegBank[SVCBANK][14];
|
|
}
|
|
if (state->RegBank[ABORTBANK][13] != mirror_register_file[R13_ABORT]) {
|
|
fprintf(state->state_log, "R13_ABORT:0x%x\n", state->RegBank[ABORTBANK][13]);
|
|
mirror_register_file[R13_ABORT] = state->RegBank[ABORTBANK][13];
|
|
}
|
|
if (state->RegBank[ABORTBANK][14] != mirror_register_file[R14_ABORT]) {
|
|
fprintf(state->state_log, "R14_ABORT:0x%x\n", state->RegBank[ABORTBANK][14]);
|
|
mirror_register_file[R14_ABORT] = state->RegBank[ABORTBANK][14];
|
|
}
|
|
if (state->RegBank[UNDEFBANK][13] != mirror_register_file[R13_UNDEF]) {
|
|
fprintf(state->state_log, "R13_UNDEF:0x%x\n", state->RegBank[UNDEFBANK][13]);
|
|
mirror_register_file[R13_UNDEF] = state->RegBank[UNDEFBANK][13];
|
|
}
|
|
if (state->RegBank[UNDEFBANK][14] != mirror_register_file[R14_UNDEF]) {
|
|
fprintf(state->state_log, "R14_UNDEF:0x%x\n", state->RegBank[UNDEFBANK][14]);
|
|
mirror_register_file[R14_UNDEF] = state->RegBank[UNDEFBANK][14];
|
|
}
|
|
if (state->RegBank[IRQBANK][13] != mirror_register_file[R13_IRQ]) {
|
|
fprintf(state->state_log, "R13_IRQ:0x%x\n", state->RegBank[IRQBANK][13]);
|
|
mirror_register_file[R13_IRQ] = state->RegBank[IRQBANK][13];
|
|
}
|
|
if (state->RegBank[IRQBANK][14] != mirror_register_file[R14_IRQ]) {
|
|
fprintf(state->state_log, "R14_IRQ:0x%x\n", state->RegBank[IRQBANK][14]);
|
|
mirror_register_file[R14_IRQ] = state->RegBank[IRQBANK][14];
|
|
}
|
|
if (state->RegBank[FIQBANK][8] != mirror_register_file[R8_FIRQ]) {
|
|
fprintf(state->state_log, "R8_FIRQ:0x%x\n", state->RegBank[FIQBANK][8]);
|
|
mirror_register_file[R8_FIRQ] = state->RegBank[FIQBANK][8];
|
|
}
|
|
if (state->RegBank[FIQBANK][9] != mirror_register_file[R9_FIRQ]) {
|
|
fprintf(state->state_log, "R9_FIRQ:0x%x\n", state->RegBank[FIQBANK][9]);
|
|
mirror_register_file[R9_FIRQ] = state->RegBank[FIQBANK][9];
|
|
}
|
|
if (state->RegBank[FIQBANK][10] != mirror_register_file[R10_FIRQ]) {
|
|
fprintf(state->state_log, "R10_FIRQ:0x%x\n", state->RegBank[FIQBANK][10]);
|
|
mirror_register_file[R10_FIRQ] = state->RegBank[FIQBANK][10];
|
|
}
|
|
if (state->RegBank[FIQBANK][11] != mirror_register_file[R11_FIRQ]) {
|
|
fprintf(state->state_log, "R11_FIRQ:0x%x\n", state->RegBank[FIQBANK][11]);
|
|
mirror_register_file[R11_FIRQ] = state->RegBank[FIQBANK][11];
|
|
}
|
|
if (state->RegBank[FIQBANK][12] != mirror_register_file[R12_FIRQ]) {
|
|
fprintf(state->state_log, "R12_FIRQ:0x%x\n", state->RegBank[FIQBANK][12]);
|
|
mirror_register_file[R12_FIRQ] = state->RegBank[FIQBANK][12];
|
|
}
|
|
if (state->RegBank[FIQBANK][13] != mirror_register_file[R13_FIRQ]) {
|
|
fprintf(state->state_log, "R13_FIRQ:0x%x\n", state->RegBank[FIQBANK][13]);
|
|
mirror_register_file[R13_FIRQ] = state->RegBank[FIQBANK][13];
|
|
}
|
|
if (state->RegBank[FIQBANK][14] != mirror_register_file[R14_FIRQ]) {
|
|
fprintf(state->state_log, "R14_FIRQ:0x%x\n", state->RegBank[FIQBANK][14]);
|
|
mirror_register_file[R14_FIRQ] = state->RegBank[FIQBANK][14];
|
|
}
|
|
if (state->Spsr[SVCBANK] != mirror_register_file[SPSR_SVC]) {
|
|
fprintf(state->state_log, "SPSR_SVC:0x%x\n", state->Spsr[SVCBANK]);
|
|
mirror_register_file[SPSR_SVC] = state->RegBank[SVCBANK];
|
|
}
|
|
if (state->Spsr[ABORTBANK] != mirror_register_file[SPSR_ABORT]) {
|
|
fprintf(state->state_log, "SPSR_ABORT:0x%x\n", state->Spsr[ABORTBANK]);
|
|
mirror_register_file[SPSR_ABORT] = state->RegBank[ABORTBANK];
|
|
}
|
|
if (state->Spsr[UNDEFBANK] != mirror_register_file[SPSR_UNDEF]) {
|
|
fprintf(state->state_log, "SPSR_UNDEF:0x%x\n", state->Spsr[UNDEFBANK]);
|
|
mirror_register_file[SPSR_UNDEF] = state->RegBank[UNDEFBANK];
|
|
}
|
|
if (state->Spsr[IRQBANK] != mirror_register_file[SPSR_IRQ]) {
|
|
fprintf(state->state_log, "SPSR_IRQ:0x%x\n", state->Spsr[IRQBANK]);
|
|
mirror_register_file[SPSR_IRQ] = state->RegBank[IRQBANK];
|
|
}
|
|
if (state->Spsr[FIQBANK] != mirror_register_file[SPSR_FIRQ]) {
|
|
fprintf(state->state_log, "SPSR_FIRQ:0x%x\n", state->Spsr[FIQBANK]);
|
|
mirror_register_file[SPSR_FIRQ] = state->RegBank[FIQBANK];
|
|
}
|
|
#endif
|
|
|
|
#if 0
|
|
uint32_t alex = 0;
|
|
static int flagged = 0;
|
|
if ((flagged == 0) && (pc == 0xb224)) {
|
|
flagged++;
|
|
}
|
|
if ((flagged == 1) && (pc == 0x1a800)) {
|
|
flagged++;
|
|
}
|
|
if (flagged == 3) {
|
|
printf("---|%p|--- %x\n", pc, state->NumInstrs);
|
|
for (alex = 0; alex < 15; alex++) {
|
|
printf("R%02d % 8x\n", alex, state->Reg[alex]);
|
|
}
|
|
printf("R%02d % 8x\n", alex, state->Reg[alex] - 8);
|
|
printf("CPS %x%07x\n", (state->NFlag<<3 | state->ZFlag<<2 | state->CFlag<<1 | state->VFlag), state->Cpsr & 0xfffffff);
|
|
} else {
|
|
if (state->NumInstrs < 0x400000) {
|
|
//exit(-1);
|
|
}
|
|
}
|
|
#endif
|
|
|
|
/*if (state->EventSet)
|
|
ARMul_EnvokeEvent (state);*/
|
|
|
|
#if 0
|
|
/* do profiling for code coverage */
|
|
if (skyeye_config.code_cov.prof_on)
|
|
cov_prof(EXEC_FLAG, pc);
|
|
#endif
|
|
//2003-07-11 chy: for test
|
|
#if 0
|
|
if (skyeye_config.log.logon >= 1) {
|
|
if (state->NumInstrs >= skyeye_config.log.start &&
|
|
state->NumInstrs <= skyeye_config.log.end) {
|
|
static int mybegin = 0;
|
|
static int myinstrnum = 0;
|
|
if (mybegin == 0)
|
|
mybegin = 1;
|
|
#if 0
|
|
if (state->NumInstrs == 3695) {
|
|
printf ("***********SKYEYE: numinstr = 3695\n");
|
|
}
|
|
static int mybeg2 = 0;
|
|
static int mybeg3 = 0;
|
|
static int mybeg4 = 0;
|
|
static int mybeg5 = 0;
|
|
|
|
if (pc == 0xa0008000) {
|
|
//mybegin=1;
|
|
printf ("************SKYEYE: real vmlinux begin now numinstr is %llu ****************\n", state->NumInstrs);
|
|
}
|
|
|
|
//chy 2003-09-02 test fiq
|
|
if (state->NumInstrs == 67347000) {
|
|
printf ("***********SKYEYE: numinstr = 67347000, begin log\n");
|
|
mybegin = 1;
|
|
}
|
|
if (pc == 0xc00087b4) { //numinstr=67348714
|
|
mybegin = 1;
|
|
printf ("************SKYEYE: test irq now numinstr is %llu ****************\n", state->NumInstrs);
|
|
}
|
|
if (pc == 0xc00087b8) { //in start_kernel::sti()
|
|
mybeg4 = 1;
|
|
printf ("************SKYEYE: startkerenl: sti now numinstr is %llu ********\n", state->NumInstrs);
|
|
}
|
|
/*if (pc==0xc001e4f4||pc==0xc001e4f8||pc==0xc001e4fc||pc==0xc001e500||pc==0xffff0004) { //MRA instr */
|
|
if (pc == 0xc001e500) { //MRA instr
|
|
mybeg5 = 1;
|
|
printf ("************SKYEYE: MRA instr now numinstr is %llu ********\n", state->NumInstrs);
|
|
}
|
|
if (pc >= 0xc0000000 && mybeg2 == 0) {
|
|
mybeg2 = 1;
|
|
printf ("************SKYEYE: enable mmu&cache, now numinstr is %llu **************\n", state->NumInstrs);
|
|
SKYEYE_OUTREGS (stderr);
|
|
printf ("************************************************************************\n");
|
|
}
|
|
//chy 2003-09-01 test after tlb-flush
|
|
if (pc == 0xc00261ac) {
|
|
//sleep(2);
|
|
mybeg3 = 1;
|
|
printf ("************SKYEYE: after tlb-flush numinstr is %llu ****************\n", state->NumInstrs);
|
|
}
|
|
if (mybeg3 == 1) {
|
|
SKYEYE_OUTREGS (skyeye_logfd);
|
|
SKYEYE_OUTMOREREGS (skyeye_logfd);
|
|
fprintf (skyeye_logfd, "\n");
|
|
}
|
|
#endif
|
|
if (mybegin == 1) {
|
|
//fprintf(skyeye_logfd,"p %x,i %x,d %x,l %x,",pc,instr,decoded,loaded);
|
|
//chy for test 20050729
|
|
/*if (state->NumInstrs>=3302294) {
|
|
if (pc==0x100c9d4 && instr==0xe1b0f00e){
|
|
chy_debug();
|
|
printf("*********************************************\n");
|
|
printf("******SKYEYE N %llx :p %x,i %x\n SKYEYE******\n",state->NumInstrs,pc,instr);
|
|
printf("*********************************************\n");
|
|
}
|
|
*/
|
|
if (skyeye_config.log.logon >= 1)
|
|
/*
|
|
fprintf (skyeye_logfd,
|
|
"N %llx :p %x,i %x,",
|
|
state->NumInstrs, pc,
|
|
#ifdef MODET
|
|
TFLAG ? instr & 0xffff : instr
|
|
#else
|
|
instr
|
|
#endif
|
|
);
|
|
*/
|
|
fprintf(skyeye_logfd, "pc=0x%x,r3=0x%x\n", pc, state->Reg[3]);
|
|
if (skyeye_config.log.logon >= 2)
|
|
SKYEYE_OUTREGS (skyeye_logfd);
|
|
if (skyeye_config.log.logon >= 3)
|
|
SKYEYE_OUTMOREREGS
|
|
(skyeye_logfd);
|
|
//fprintf (skyeye_logfd, "\n");
|
|
if (skyeye_config.log.length > 0) {
|
|
myinstrnum++;
|
|
if (myinstrnum >=
|
|
skyeye_config.log.
|
|
length) {
|
|
myinstrnum = 0;
|
|
fflush (skyeye_logfd);
|
|
fseek (skyeye_logfd,
|
|
0L, SEEK_SET);
|
|
}
|
|
}
|
|
}
|
|
//SKYEYE_OUTREGS(skyeye_logfd);
|
|
//SKYEYE_OUTMOREREGS(skyeye_logfd);
|
|
}
|
|
}
|
|
#endif
|
|
#if 0 /* Enable this for a helpful bit of debugging when tracing is needed. */
|
|
fprintf (stderr, "pc: %x, instr: %x\n", pc & ~1, instr);
|
|
if (instr == 0)
|
|
abort ();
|
|
#endif
|
|
#if 0 /* Enable this code to help track down stack alignment bugs. */
|
|
{
|
|
static ARMword old_sp = -1;
|
|
|
|
if (old_sp != state->Reg[13]) {
|
|
old_sp = state->Reg[13];
|
|
fprintf (stderr,
|
|
"pc: %08x: SP set to %08x%s\n",
|
|
pc & ~1, old_sp,
|
|
(old_sp % 8) ? " [UNALIGNED!]" : "");
|
|
}
|
|
}
|
|
#endif
|
|
/* Any exceptions ? */
|
|
if (state->NresetSig == LOW) {
|
|
ARMul_Abort (state, ARMul_ResetV);
|
|
|
|
/*added energy_prof statement by ksh in 2004-11-26 */
|
|
//chy 2005-07-28 for standalone
|
|
//ARMul_do_energy(state,instr,pc);
|
|
break;
|
|
} else if (!state->NfiqSig && !FFLAG) {
|
|
ARMul_Abort (state, ARMul_FIQV);
|
|
/*added energy_prof statement by ksh in 2004-11-26 */
|
|
//chy 2005-07-28 for standalone
|
|
//ARMul_do_energy(state,instr,pc);
|
|
break;
|
|
} else if (!state->NirqSig && !IFLAG) {
|
|
ARMul_Abort (state, ARMul_IRQV);
|
|
/*added energy_prof statement by ksh in 2004-11-26 */
|
|
//chy 2005-07-28 for standalone
|
|
//ARMul_do_energy(state,instr,pc);
|
|
break;
|
|
}
|
|
|
|
//teawater add for arm2x86 2005.04.26-------------------------------------------
|
|
#if 0
|
|
// if (state->pc == 0xc011a868 || state->pc == 0xc011a86c) {
|
|
if (state->NumInstrs == 1671574 || state->NumInstrs == 1671573 || state->NumInstrs == 1671572
|
|
|| state->NumInstrs == 1671575) {
|
|
for (reg_index = 0; reg_index < 16; reg_index ++) {
|
|
printf("R%d:%x\t", reg_index, state->Reg[reg_index]);
|
|
}
|
|
printf("\n");
|
|
}
|
|
#endif
|
|
if (state->tea_pc) {
|
|
int i;
|
|
|
|
if (state->tea_reg_fd) {
|
|
fprintf (state->tea_reg_fd, "\n");
|
|
for (i = 0; i < 15; i++) {
|
|
fprintf (state->tea_reg_fd, "%x,",
|
|
state->Reg[i]);
|
|
}
|
|
fprintf (state->tea_reg_fd, "%x,", pc);
|
|
state->Cpsr = ARMul_GetCPSR (state);
|
|
fprintf (state->tea_reg_fd, "%x\n",
|
|
state->Cpsr);
|
|
} else {
|
|
printf ("\n");
|
|
for (i = 0; i < 15; i++) {
|
|
printf ("%x,", state->Reg[i]);
|
|
}
|
|
printf ("%x,", pc);
|
|
state->Cpsr = ARMul_GetCPSR (state);
|
|
printf ("%x\n", state->Cpsr);
|
|
}
|
|
}
|
|
//AJ2D--------------------------------------------------------------------------
|
|
|
|
/*if (state->CallDebug > 0) {
|
|
instr = ARMul_Debug (state, pc, instr);
|
|
if (state->Emulate < ONCE) {
|
|
state->NextInstr = RESUME;
|
|
break;
|
|
}
|
|
if (state->Debug) {
|
|
fprintf (stderr,
|
|
"sim: At %08lx Instr %08lx Mode %02lx\n",
|
|
pc, instr, state->Mode);
|
|
(void) fgetc (stdin);
|
|
}
|
|
}
|
|
else*/
|
|
if (state->Emulate < ONCE) {
|
|
state->NextInstr = RESUME;
|
|
break;
|
|
}
|
|
//io_do_cycle (state);
|
|
state->NumInstrs++;
|
|
#if 0
|
|
if (state->NumInstrs % 10000000 == 0) {
|
|
printf("10 MIPS instr have been executed\n");
|
|
}
|
|
#endif
|
|
|
|
#ifdef MODET
|
|
/* Provide Thumb instruction decoding. If the processor is in Thumb
|
|
mode, then we can simply decode the Thumb instruction, and map it
|
|
to the corresponding ARM instruction (by directly loading the
|
|
instr variable, and letting the normal ARM simulator
|
|
execute). There are some caveats to ensure that the correct
|
|
pipelined PC value is used when executing Thumb code, and also for
|
|
dealing with the BL instruction. */
|
|
if (TFLAG) {
|
|
ARMword armOp = 0;
|
|
/* Check if in Thumb mode. */
|
|
switch (ARMul_ThumbDecode(state, pc, instr, &armOp)) {
|
|
case t_undefined:
|
|
/* This is a Thumb instruction. */
|
|
ARMul_UndefInstr (state, instr);
|
|
goto donext;
|
|
|
|
case t_branch:
|
|
/* Already processed. */
|
|
//pc = state->Reg[15] - 2;
|
|
//state->pc = state->Reg[15] - 2; //ichfly why do I need that
|
|
goto donext;
|
|
|
|
case t_decoded:
|
|
/* ARM instruction available. */
|
|
//printf("t decode %04lx -> %08lx\n", instr & 0xffff, armOp);
|
|
|
|
if (armOp == 0xDEADC0DE) {
|
|
LOG_ERROR(Core_ARM11, "Failed to decode thumb opcode %04X at %08X", instr, pc);
|
|
}
|
|
|
|
instr = armOp;
|
|
|
|
/* So continue instruction decoding. */
|
|
break;
|
|
default:
|
|
break;
|
|
}
|
|
}
|
|
#endif
|
|
/* Check the condition codes. */
|
|
if ((temp = TOPBITS (28)) == AL) {
|
|
/* Vile deed in the need for speed. */
|
|
goto mainswitch;
|
|
}
|
|
|
|
/* Check the condition code. */
|
|
switch ((int) TOPBITS (28)) {
|
|
case AL:
|
|
temp = TRUE;
|
|
break;
|
|
case NV:
|
|
|
|
/* shenoubang add for armv7 instr dmb 2012-3-11 */
|
|
if (state->is_v7) {
|
|
if ((instr & 0x0fffff00) == 0x057ff000) {
|
|
switch((instr >> 4) & 0xf) {
|
|
case 4: /* dsb */
|
|
case 5: /* dmb */
|
|
case 6: /* isb */
|
|
// TODO: do no implemented thes instr
|
|
goto donext;
|
|
}
|
|
}
|
|
}
|
|
/* dyf add for armv6 instruct CPS 2010.9.17 */
|
|
if (state->is_v6) {
|
|
/* clrex do nothing here temporary */
|
|
if (instr == 0xf57ff01f) {
|
|
//printf("clrex \n");
|
|
#if 0
|
|
int i;
|
|
for(i = 0; i < 128; i++) {
|
|
state->exclusive_tag_array[i] = 0xffffffff;
|
|
}
|
|
#endif
|
|
/* shenoubang 2012-3-14 refer the dyncom_interpreter */
|
|
state->exclusive_tag_array[0] = 0xFFFFFFFF;
|
|
state->exclusive_access_state = 0;
|
|
goto donext;
|
|
}
|
|
|
|
if (BITS(20, 27) == 0x10) {
|
|
if (BIT(19)) {
|
|
if (BIT(8)) {
|
|
if (BIT(18))
|
|
state->Cpsr |= 1<<8;
|
|
else
|
|
state->Cpsr &= ~(1<<8);
|
|
}
|
|
if (BIT(7)) {
|
|
if (BIT(18))
|
|
state->Cpsr |= 1<<7;
|
|
else
|
|
state->Cpsr &= ~(1<<7);
|
|
ASSIGNINT (state->Cpsr & INTBITS);
|
|
}
|
|
if (BIT(6)) {
|
|
if (BIT(18))
|
|
state->Cpsr |= 1<<6;
|
|
else
|
|
state->Cpsr &= ~(1<<6);
|
|
ASSIGNINT (state->Cpsr & INTBITS);
|
|
}
|
|
}
|
|
if (BIT(17)) {
|
|
state->Cpsr |= BITS(0, 4);
|
|
printf("skyeye test state->Mode\n");
|
|
if (state->Mode != (state->Cpsr & MODEBITS)) {
|
|
state->Mode = ARMul_SwitchMode (state, state->Mode, state->Cpsr & MODEBITS);
|
|
state->NtransSig = (state->Mode & 3) ? HIGH : LOW;
|
|
}
|
|
}
|
|
goto donext;
|
|
}
|
|
}
|
|
if (state->is_v5) {
|
|
if (BITS (25, 27) == 5) { /* BLX(1) */
|
|
ARMword dest;
|
|
|
|
state->Reg[14] = pc + 4;
|
|
|
|
/* Force entry into Thumb mode. */
|
|
dest = pc + 8 + 1;
|
|
if (BIT (23))
|
|
dest += (NEGBRANCH +
|
|
(BIT (24) << 1));
|
|
else
|
|
dest += POSBRANCH +
|
|
(BIT (24) << 1);
|
|
|
|
WriteR15Branch (state, dest);
|
|
goto donext;
|
|
} else if ((instr & 0xFC70F000) == 0xF450F000) {
|
|
/* The PLD instruction. Ignored. */
|
|
goto donext;
|
|
} else if (((instr & 0xfe500f00) == 0xfc100100)
|
|
|| ((instr & 0xfe500f00) ==
|
|
0xfc000100)) {
|
|
/* wldrw and wstrw are unconditional. */
|
|
goto mainswitch;
|
|
} else {
|
|
/* UNDEFINED in v5, UNPREDICTABLE in v3, v4, non executed in v1, v2. */
|
|
ARMul_UndefInstr (state, instr);
|
|
}
|
|
}
|
|
temp = FALSE;
|
|
break;
|
|
case EQ:
|
|
temp = ZFLAG;
|
|
break;
|
|
case NE:
|
|
temp = !ZFLAG;
|
|
break;
|
|
case VS:
|
|
temp = VFLAG;
|
|
break;
|
|
case VC:
|
|
temp = !VFLAG;
|
|
break;
|
|
case MI:
|
|
temp = NFLAG;
|
|
break;
|
|
case PL:
|
|
temp = !NFLAG;
|
|
break;
|
|
case CS:
|
|
temp = CFLAG;
|
|
break;
|
|
case CC:
|
|
temp = !CFLAG;
|
|
break;
|
|
case HI:
|
|
temp = (CFLAG && !ZFLAG);
|
|
break;
|
|
case LS:
|
|
temp = (!CFLAG || ZFLAG);
|
|
break;
|
|
case GE:
|
|
temp = ((!NFLAG && !VFLAG) || (NFLAG && VFLAG));
|
|
break;
|
|
case LT:
|
|
temp = ((NFLAG && !VFLAG) || (!NFLAG && VFLAG));
|
|
break;
|
|
case GT:
|
|
temp = ((!NFLAG && !VFLAG && !ZFLAG)
|
|
|| (NFLAG && VFLAG && !ZFLAG));
|
|
break;
|
|
case LE:
|
|
temp = ((NFLAG && !VFLAG) || (!NFLAG && VFLAG))
|
|
|| ZFLAG;
|
|
break;
|
|
} /* cc check */
|
|
|
|
//chy 2003-08-24 now #if 0 .... #endif process cp14, cp15.reg14, I disable it...
|
|
|
|
|
|
/* Actual execution of instructions begins here. */
|
|
/* If the condition codes don't match, stop here. */
|
|
if (temp) {
|
|
mainswitch:
|
|
|
|
/* shenoubang sbfx and ubfx instr 2012-3-16 */
|
|
if (state->is_v6) {
|
|
unsigned int m, lsb, width, Rd, Rn, data;
|
|
Rd = Rn = lsb = width = data = m = 0;
|
|
|
|
//printf("helloworld\n");
|
|
if ((((int) BITS (21, 27)) == 0x3f) && (((int) BITS (4, 6)) == 0x5)) {
|
|
m = (unsigned)BITS(7, 11);
|
|
width = (unsigned)BITS(16, 20);
|
|
Rd = (unsigned)BITS(12, 15);
|
|
Rn = (unsigned)BITS(0, 3);
|
|
if ((Rd == 15) || (Rn == 15)) {
|
|
ARMul_UndefInstr (state, instr);
|
|
} else if ((m + width) < 32) {
|
|
data = state->Reg[Rn];
|
|
state->Reg[Rd] ^= state->Reg[Rd];
|
|
state->Reg[Rd] = ((ARMword)(data << (31 -(m + width))) >> ((31 - (m + width)) + (m)));
|
|
//SKYEYE_LOG_IN_CLR(RED, "UBFX: In %s, line = %d, Reg_src[%d] = 0x%x, Reg_d[%d] = 0x%x, m = %d, width = %d, Rd = %d, Rn = %d\n",
|
|
// __FUNCTION__, __LINE__, Rn, data, Rd, state->Reg[Rd], m, width + 1, Rd, Rn);
|
|
goto donext;
|
|
}
|
|
} // ubfx instr
|
|
else if ((((int) BITS (21, 27)) == 0x3d) && (((int) BITS (4, 6)) == 0x5)) {
|
|
int tmp = 0;
|
|
Rd = BITS(12, 15);
|
|
Rn = BITS(0, 3);
|
|
lsb = BITS(7, 11);
|
|
width = BITS(16, 20);
|
|
if ((Rd == 15) || (Rn == 15)) {
|
|
ARMul_UndefInstr (state, instr);
|
|
} else if ((lsb + width) < 32) {
|
|
state->Reg[Rd] ^= state->Reg[Rd];
|
|
data = state->Reg[Rn];
|
|
tmp = (data << (32 - (lsb + width + 1)));
|
|
state->Reg[Rd] = (tmp >> (32 - (lsb + width + 1)));
|
|
//SKYEYE_LOG_IN_CLR(RED, "sbfx: In %s, line = %d, pc = 0x%x, instr = 0x%x,Rd = 0x%x, Rn = 0x%x, lsb = %d, width = %d, Rs[%d] = 0x%x, Rd[%d] = 0x%x\n",
|
|
// __func__, __LINE__, pc, instr, Rd, Rn, lsb, width + 1, Rn, state->Reg[Rn], Rd, state->Reg[Rd]);
|
|
goto donext;
|
|
}
|
|
} // sbfx instr
|
|
else if ((((int)BITS(21, 27)) == 0x3e) && ((int)BITS(4, 6) == 0x1)) {
|
|
//(ARMword)(instr<<(31-(n))) >> ((31-(n))+(m))
|
|
unsigned msb ,tmp_rn, tmp_rd, dst;
|
|
tmp_rd = tmp_rn = dst = 0;
|
|
Rd = BITS(12, 15);
|
|
Rn = BITS(0, 3);
|
|
lsb = BITS(7, 11);
|
|
msb = BITS(16, 20); //-V519
|
|
if ((Rd == 15)) {
|
|
ARMul_UndefInstr (state, instr);
|
|
} else if ((Rn == 15)) {
|
|
data = state->Reg[Rd];
|
|
tmp_rd = ((ARMword)(data << (31 - lsb)) >> (31 - lsb));
|
|
dst = ((data >> msb) << (msb - lsb));
|
|
dst = (dst << lsb) | tmp_rd;
|
|
/*SKYEYE_DBG("BFC instr: msb = %d, lsb = %d, Rd[%d] : 0x%x, dst = 0x%x\n",
|
|
msb, lsb, Rd, state->Reg[Rd], dst);*/
|
|
goto donext;
|
|
} // bfc instr
|
|
else if (((msb >= lsb) && (msb < 32))) {
|
|
data = state->Reg[Rn];
|
|
tmp_rn = ((ARMword)(data << (31 - (msb - lsb))) >> (31 - (msb - lsb)));
|
|
data = state->Reg[Rd];
|
|
tmp_rd = ((ARMword)(data << (31 - lsb)) >> (31 - lsb));
|
|
dst = ((data >> msb) << (msb - lsb)) | tmp_rn;
|
|
dst = (dst << lsb) | tmp_rd;
|
|
/*SKYEYE_DBG("BFI instr:msb = %d, lsb = %d, Rd[%d] : 0x%x, Rn[%d]: 0x%x, dst = 0x%x\n",
|
|
msb, lsb, Rd, state->Reg[Rd], Rn, state->Reg[Rn], dst);*/
|
|
goto donext;
|
|
} // bfi instr
|
|
}
|
|
}
|
|
|
|
switch ((int) BITS (20, 27)) {
|
|
/* Data Processing Register RHS Instructions. */
|
|
|
|
case 0x00: /* AND reg and MUL */
|
|
#ifdef MODET
|
|
if (BITS (4, 11) == 0xB) {
|
|
/* STRH register offset, no write-back, down, post indexed. */
|
|
SHDOWNWB ();
|
|
break;
|
|
}
|
|
if (BITS (4, 7) == 0xD) {
|
|
Handle_Load_Double (state, instr);
|
|
break;
|
|
}
|
|
if (BITS (4, 7) == 0xF) {
|
|
Handle_Store_Double (state, instr);
|
|
break;
|
|
}
|
|
#endif
|
|
if (BITS (4, 7) == 9) {
|
|
/* MUL */
|
|
rhs = state->Reg[MULRHSReg];
|
|
//if (MULLHSReg == MULDESTReg) {
|
|
if(0) { /* For armv6, the restriction is removed */
|
|
UNDEF_MULDestEQOp1;
|
|
state->Reg[MULDESTReg] = 0;
|
|
} else if (MULDESTReg != 15)
|
|
state->Reg[MULDESTReg] = state->Reg[MULLHSReg] * rhs;
|
|
else
|
|
UNDEF_MULPCDest;
|
|
|
|
for (dest = 0, temp = 0; dest < 32;
|
|
dest++)
|
|
if (rhs & (1L << dest))
|
|
temp = dest;
|
|
|
|
/* Mult takes this many/2 I cycles. */
|
|
ARMul_Icycles (state, ARMul_MultTable[temp], 0L);
|
|
} else {
|
|
/* AND reg. */
|
|
rhs = DPRegRHS;
|
|
dest = LHS & rhs;
|
|
WRITEDEST (dest);
|
|
}
|
|
break;
|
|
|
|
case 0x01: /* ANDS reg and MULS */
|
|
#ifdef MODET
|
|
if ((BITS (4, 11) & 0xF9) == 0x9)
|
|
/* LDR register offset, no write-back, down, post indexed. */
|
|
LHPOSTDOWN ();
|
|
/* Fall through to rest of decoding. */
|
|
#endif
|
|
if (BITS (4, 7) == 9) {
|
|
/* MULS */
|
|
rhs = state->Reg[MULRHSReg];
|
|
|
|
//if (MULLHSReg == MULDESTReg) {
|
|
if(0) {
|
|
printf("Something in %d line\n", __LINE__);
|
|
UNDEF_WARNING;
|
|
UNDEF_MULDestEQOp1;
|
|
state->Reg[MULDESTReg] = 0;
|
|
CLEARN;
|
|
SETZ;
|
|
} else if (MULDESTReg != 15) {
|
|
dest = state->Reg[MULLHSReg] * rhs;
|
|
ARMul_NegZero (state, dest);
|
|
state->Reg[MULDESTReg] = dest;
|
|
} else
|
|
UNDEF_MULPCDest;
|
|
|
|
for (dest = 0, temp = 0; dest < 32;
|
|
dest++)
|
|
if (rhs & (1L << dest))
|
|
temp = dest;
|
|
|
|
/* Mult takes this many/2 I cycles. */
|
|
ARMul_Icycles (state, ARMul_MultTable[temp], 0L);
|
|
} else {
|
|
/* ANDS reg. */
|
|
rhs = DPSRegRHS;
|
|
dest = LHS & rhs;
|
|
WRITESDEST (dest);
|
|
}
|
|
break;
|
|
|
|
case 0x02: /* EOR reg and MLA */
|
|
#ifdef MODET
|
|
if (BITS (4, 11) == 0xB) {
|
|
/* STRH register offset, write-back, down, post indexed. */
|
|
SHDOWNWB ();
|
|
break;
|
|
}
|
|
#endif
|
|
if (BITS (4, 7) == 9) { /* MLA */
|
|
rhs = state->Reg[MULRHSReg];
|
|
#if 0
|
|
if (MULLHSReg == MULDESTReg) {
|
|
UNDEF_MULDestEQOp1;
|
|
state->Reg[MULDESTReg] = state->Reg[MULACCReg];
|
|
} else if (MULDESTReg != 15) {
|
|
#endif
|
|
if (MULDESTReg != 15) {
|
|
state->Reg[MULDESTReg] = state->Reg[MULLHSReg] * rhs + state->Reg[MULACCReg];
|
|
} else
|
|
UNDEF_MULPCDest;
|
|
|
|
for (dest = 0, temp = 0; dest < 32;
|
|
dest++)
|
|
if (rhs & (1L << dest))
|
|
temp = dest;
|
|
|
|
/* Mult takes this many/2 I cycles. */
|
|
ARMul_Icycles (state, ARMul_MultTable[temp], 0L);
|
|
} else {
|
|
rhs = DPRegRHS;
|
|
dest = LHS ^ rhs;
|
|
WRITEDEST (dest);
|
|
}
|
|
break;
|
|
|
|
case 0x03: /* EORS reg and MLAS */
|
|
#ifdef MODET
|
|
if ((BITS (4, 11) & 0xF9) == 0x9)
|
|
/* LDR register offset, write-back, down, post-indexed. */
|
|
LHPOSTDOWN ();
|
|
/* Fall through to rest of the decoding. */
|
|
#endif
|
|
if (BITS (4, 7) == 9) {
|
|
/* MLAS */
|
|
rhs = state->Reg[MULRHSReg];
|
|
//if (MULLHSReg == MULDESTReg) {
|
|
if (0) {
|
|
UNDEF_MULDestEQOp1;
|
|
dest = state->Reg[MULACCReg];
|
|
ARMul_NegZero (state, dest);
|
|
state->Reg[MULDESTReg] = dest;
|
|
} else if (MULDESTReg != 15) {
|
|
dest = state->Reg[MULLHSReg] * rhs + state->Reg[MULACCReg];
|
|
ARMul_NegZero (state, dest);
|
|
state->Reg[MULDESTReg] = dest;
|
|
} else
|
|
UNDEF_MULPCDest;
|
|
|
|
for (dest = 0, temp = 0; dest < 32;
|
|
dest++)
|
|
if (rhs & (1L << dest))
|
|
temp = dest;
|
|
|
|
/* Mult takes this many/2 I cycles. */
|
|
ARMul_Icycles (state, ARMul_MultTable[temp], 0L);
|
|
} else {
|
|
/* EORS Reg. */
|
|
rhs = DPSRegRHS;
|
|
dest = LHS ^ rhs;
|
|
WRITESDEST (dest);
|
|
}
|
|
break;
|
|
|
|
case 0x04: /* SUB reg */
|
|
#ifdef MODET
|
|
if (BITS (4, 7) == 0xB) {
|
|
/* STRH immediate offset, no write-back, down, post indexed. */
|
|
SHDOWNWB ();
|
|
break;
|
|
}
|
|
if (BITS (4, 7) == 0xD) {
|
|
Handle_Load_Double (state, instr);
|
|
break;
|
|
}
|
|
if (BITS (4, 7) == 0xF) {
|
|
Handle_Store_Double (state, instr);
|
|
break;
|
|
}
|
|
#endif
|
|
rhs = DPRegRHS;
|
|
dest = LHS - rhs;
|
|
WRITEDEST (dest);
|
|
break;
|
|
|
|
case 0x05: /* SUBS reg */
|
|
#ifdef MODET
|
|
if ((BITS (4, 7) & 0x9) == 0x9)
|
|
/* LDR immediate offset, no write-back, down, post indexed. */
|
|
LHPOSTDOWN ();
|
|
/* Fall through to the rest of the instruction decoding. */
|
|
#endif
|
|
lhs = LHS;
|
|
rhs = DPRegRHS;
|
|
dest = lhs - rhs;
|
|
|
|
if ((lhs >= rhs) || ((rhs | lhs) >> 31)) {
|
|
ARMul_SubCarry (state, lhs, rhs, dest);
|
|
ARMul_SubOverflow (state, lhs, rhs, dest);
|
|
} else {
|
|
CLEARC;
|
|
CLEARV;
|
|
}
|
|
WRITESDEST (dest);
|
|
break;
|
|
|
|
case 0x06: /* RSB reg */
|
|
#ifdef MODET
|
|
if (BITS (4, 7) == 0xB) {
|
|
/* STRH immediate offset, write-back, down, post indexed. */
|
|
SHDOWNWB ();
|
|
break;
|
|
}
|
|
#endif
|
|
rhs = DPRegRHS;
|
|
dest = rhs - LHS;
|
|
WRITEDEST (dest);
|
|
break;
|
|
|
|
case 0x07: /* RSBS reg */
|
|
#ifdef MODET
|
|
if ((BITS (4, 7) & 0x9) == 0x9)
|
|
/* LDR immediate offset, write-back, down, post indexed. */
|
|
LHPOSTDOWN ();
|
|
/* Fall through to remainder of instruction decoding. */
|
|
#endif
|
|
lhs = LHS;
|
|
rhs = DPRegRHS;
|
|
dest = rhs - lhs;
|
|
|
|
if ((rhs >= lhs) || ((rhs | lhs) >> 31)) {
|
|
ARMul_SubCarry (state, rhs, lhs, dest);
|
|
ARMul_SubOverflow (state, rhs, lhs, dest);
|
|
} else {
|
|
CLEARC;
|
|
CLEARV;
|
|
}
|
|
WRITESDEST (dest);
|
|
break;
|
|
|
|
case 0x08: /* ADD reg */
|
|
#ifdef MODET
|
|
if (BITS (4, 11) == 0xB) {
|
|
/* STRH register offset, no write-back, up, post indexed. */
|
|
SHUPWB ();
|
|
break;
|
|
}
|
|
if (BITS (4, 7) == 0xD) {
|
|
Handle_Load_Double (state, instr);
|
|
break;
|
|
}
|
|
if (BITS (4, 7) == 0xF) {
|
|
Handle_Store_Double (state, instr);
|
|
break;
|
|
}
|
|
#endif
|
|
#ifdef MODET
|
|
if (BITS (4, 7) == 0x9) {
|
|
/* MULL */
|
|
/* 32x32 = 64 */
|
|
ARMul_Icycles (state, Multiply64 (state, instr, LUNSIGNED, LDEFAULT), 0L);
|
|
break;
|
|
}
|
|
#endif
|
|
rhs = DPRegRHS;
|
|
dest = LHS + rhs;
|
|
WRITEDEST (dest);
|
|
break;
|
|
|
|
case 0x09: /* ADDS reg */
|
|
#ifdef MODET
|
|
if ((BITS (4, 11) & 0xF9) == 0x9)
|
|
/* LDR register offset, no write-back, up, post indexed. */
|
|
LHPOSTUP ();
|
|
/* Fall through to remaining instruction decoding. */
|
|
#endif
|
|
#ifdef MODET
|
|
if (BITS (4, 7) == 0x9) {
|
|
/* MULL */
|
|
/* 32x32=64 */
|
|
ARMul_Icycles (state, Multiply64 (state, instr, LUNSIGNED, LSCC), 0L);
|
|
break;
|
|
}
|
|
#endif
|
|
lhs = LHS;
|
|
rhs = DPRegRHS;
|
|
dest = lhs + rhs;
|
|
ASSIGNZ (dest == 0);
|
|
if ((lhs | rhs) >> 30) {
|
|
/* Possible C,V,N to set. */
|
|
ASSIGNN (NEG (dest));
|
|
ARMul_AddCarry (state, lhs, rhs, dest);
|
|
ARMul_AddOverflow (state, lhs, rhs, dest);
|
|
} else {
|
|
CLEARN;
|
|
CLEARC;
|
|
CLEARV;
|
|
}
|
|
WRITESDEST (dest);
|
|
break;
|
|
|
|
case 0x0a: /* ADC reg */
|
|
#ifdef MODET
|
|
if (BITS (4, 11) == 0xB) {
|
|
/* STRH register offset, write-back, up, post-indexed. */
|
|
SHUPWB ();
|
|
break;
|
|
}
|
|
if (BITS (4, 7) == 0x9) {
|
|
/* MULL */
|
|
/* 32x32=64 */
|
|
ARMul_Icycles (state, MultiplyAdd64 (state, instr, LUNSIGNED, LDEFAULT), 0L);
|
|
break;
|
|
}
|
|
#endif
|
|
rhs = DPRegRHS;
|
|
dest = LHS + rhs + CFLAG;
|
|
WRITEDEST (dest);
|
|
break;
|
|
|
|
case 0x0b: /* ADCS reg */
|
|
#ifdef MODET
|
|
if ((BITS (4, 11) & 0xF9) == 0x9)
|
|
/* LDR register offset, write-back, up, post indexed. */
|
|
LHPOSTUP ();
|
|
/* Fall through to remaining instruction decoding. */
|
|
if (BITS (4, 7) == 0x9) {
|
|
/* MULL */
|
|
/* 32x32=64 */
|
|
ARMul_Icycles (state, MultiplyAdd64 (state, instr, LUNSIGNED, LSCC), 0L);
|
|
break;
|
|
}
|
|
#endif
|
|
lhs = LHS;
|
|
rhs = DPRegRHS;
|
|
dest = lhs + rhs + CFLAG;
|
|
ASSIGNZ (dest == 0);
|
|
if ((lhs | rhs) >> 30) {
|
|
/* Possible C,V,N to set. */
|
|
ASSIGNN (NEG (dest));
|
|
ARMul_AddCarry (state, lhs, rhs, dest);
|
|
ARMul_AddOverflow (state, lhs, rhs, dest);
|
|
} else {
|
|
CLEARN;
|
|
CLEARC;
|
|
CLEARV;
|
|
}
|
|
WRITESDEST (dest);
|
|
break;
|
|
|
|
case 0x0c: /* SBC reg */
|
|
#ifdef MODET
|
|
if (BITS (4, 7) == 0xB) {
|
|
/* STRH immediate offset, no write-back, up post indexed. */
|
|
SHUPWB ();
|
|
break;
|
|
}
|
|
if (BITS (4, 7) == 0xD) {
|
|
Handle_Load_Double (state, instr);
|
|
break;
|
|
}
|
|
if (BITS (4, 7) == 0xF) {
|
|
Handle_Store_Double (state, instr);
|
|
break;
|
|
}
|
|
if (BITS (4, 7) == 0x9) {
|
|
/* MULL */
|
|
/* 32x32=64 */
|
|
ARMul_Icycles (state, Multiply64 (state, instr, LSIGNED, LDEFAULT), 0L);
|
|
break;
|
|
}
|
|
#endif
|
|
rhs = DPRegRHS;
|
|
dest = LHS - rhs - !CFLAG;
|
|
WRITEDEST (dest);
|
|
break;
|
|
|
|
case 0x0d: /* SBCS reg */
|
|
#ifdef MODET
|
|
if ((BITS (4, 7) & 0x9) == 0x9)
|
|
/* LDR immediate offset, no write-back, up, post indexed. */
|
|
LHPOSTUP ();
|
|
|
|
if (BITS (4, 7) == 0x9) {
|
|
/* MULL */
|
|
/* 32x32=64 */
|
|
ARMul_Icycles (state, Multiply64 (state, instr, LSIGNED, LSCC), 0L);
|
|
break;
|
|
}
|
|
#endif
|
|
lhs = LHS;
|
|
rhs = DPRegRHS;
|
|
dest = lhs - rhs - !CFLAG;
|
|
if ((lhs >= rhs) || ((rhs | lhs) >> 31)) {
|
|
ARMul_SubCarry (state, lhs, rhs, dest);
|
|
ARMul_SubOverflow (state, lhs, rhs, dest);
|
|
} else {
|
|
CLEARC;
|
|
CLEARV;
|
|
}
|
|
WRITESDEST (dest);
|
|
break;
|
|
|
|
case 0x0e: /* RSC reg */
|
|
#ifdef MODET
|
|
if (BITS (4, 7) == 0xB) {
|
|
/* STRH immediate offset, write-back, up, post indexed. */
|
|
SHUPWB ();
|
|
break;
|
|
}
|
|
|
|
if (BITS (4, 7) == 0x9) {
|
|
/* MULL */
|
|
/* 32x32=64 */
|
|
ARMul_Icycles (state, MultiplyAdd64 (state, instr, LSIGNED, LDEFAULT), 0L);
|
|
break;
|
|
}
|
|
#endif
|
|
rhs = DPRegRHS;
|
|
dest = rhs - LHS - !CFLAG;
|
|
WRITEDEST (dest);
|
|
break;
|
|
|
|
case 0x0f: /* RSCS reg */
|
|
#ifdef MODET
|
|
if ((BITS (4, 7) & 0x9) == 0x9)
|
|
/* LDR immediate offset, write-back, up, post indexed. */
|
|
LHPOSTUP ();
|
|
/* Fall through to remaining instruction decoding. */
|
|
|
|
if (BITS (4, 7) == 0x9) {
|
|
/* MULL */
|
|
/* 32x32=64 */
|
|
ARMul_Icycles (state, MultiplyAdd64 (state, instr, LSIGNED, LSCC), 0L);
|
|
break;
|
|
}
|
|
#endif
|
|
lhs = LHS;
|
|
rhs = DPRegRHS;
|
|
dest = rhs - lhs - !CFLAG;
|
|
|
|
if ((rhs >= lhs) || ((rhs | lhs) >> 31)) {
|
|
ARMul_SubCarry (state, rhs, lhs, dest);
|
|
ARMul_SubOverflow (state, rhs, lhs, dest);
|
|
} else {
|
|
CLEARC;
|
|
CLEARV;
|
|
}
|
|
WRITESDEST (dest);
|
|
break;
|
|
|
|
case 0x10: /* TST reg and MRS CPSR and SWP word. */
|
|
if (state->is_v5e) {
|
|
if (BIT (4) == 0 && BIT (7) == 1) {
|
|
/* ElSegundo SMLAxy insn. */
|
|
ARMword op1 = state->Reg[BITS (0, 3)];
|
|
ARMword op2 = state->Reg[BITS (8, 11)];
|
|
ARMword Rn = state->Reg[BITS (12, 15)];
|
|
|
|
if (BIT (5))
|
|
op1 >>= 16;
|
|
if (BIT (6))
|
|
op2 >>= 16;
|
|
op1 &= 0xFFFF;
|
|
op2 &= 0xFFFF;
|
|
if (op1 & 0x8000)
|
|
op1 -= 65536;
|
|
if (op2 & 0x8000)
|
|
op2 -= 65536;
|
|
op1 *= op2;
|
|
//printf("SMLA_INST:BB,op1=0x%x, op2=0x%x. Rn=0x%x\n", op1, op2, Rn);
|
|
if (AddOverflow(op1, Rn, op1 + Rn))
|
|
SETS;
|
|
state->Reg[BITS (16, 19)] = op1 + Rn;
|
|
break;
|
|
}
|
|
|
|
if (BITS (4, 11) == 5) {
|
|
/* ElSegundo QADD insn. */
|
|
ARMword op1 = state->Reg[BITS (0, 3)];
|
|
ARMword op2 = state->Reg[BITS (16, 19)];
|
|
ARMword result = op1 + op2;
|
|
if (AddOverflow(op1, op2, result)) {
|
|
result = POS (result) ? 0x80000000 : 0x7fffffff;
|
|
SETS;
|
|
}
|
|
state->Reg[BITS (12, 15)] = result;
|
|
break;
|
|
}
|
|
}
|
|
#ifdef MODET
|
|
if (BITS (4, 11) == 0xB) {
|
|
/* STRH register offset, no write-back, down, pre indexed. */
|
|
SHPREDOWN ();
|
|
break;
|
|
}
|
|
if (BITS (4, 7) == 0xD) {
|
|
Handle_Load_Double (state, instr);
|
|
break;
|
|
}
|
|
if (BITS (4, 7) == 0xF) {
|
|
Handle_Store_Double (state, instr);
|
|
break;
|
|
}
|
|
#endif
|
|
if (BITS (4, 11) == 9) {
|
|
/* SWP */
|
|
UNDEF_SWPPC;
|
|
temp = LHS;
|
|
BUSUSEDINCPCS;
|
|
#ifndef MODE32
|
|
if (VECTORACCESS (temp) || ADDREXCEPT (temp)) {
|
|
INTERNALABORT (temp);
|
|
(void) ARMul_LoadWordN (state, temp);
|
|
(void) ARMul_LoadWordN (state, temp);
|
|
} else
|
|
#endif
|
|
dest = ARMul_SwapWord (state, temp, state->Reg[RHSReg]);
|
|
if (temp & 3)
|
|
DEST = ARMul_Align (state, temp, dest);
|
|
else
|
|
DEST = dest;
|
|
if (state->abortSig || state->Aborted)
|
|
TAKEABORT;
|
|
} else if ((BITS (0, 11) == 0) && (LHSReg == 15)) { /* MRS CPSR */
|
|
UNDEF_MRSPC;
|
|
DEST = ECC | EINT | EMODE;
|
|
} else {
|
|
UNDEF_Test;
|
|
}
|
|
break;
|
|
|
|
case 0x11: /* TSTP reg */
|
|
#ifdef MODET
|
|
if ((BITS (4, 11) & 0xF9) == 0x9)
|
|
/* LDR register offset, no write-back, down, pre indexed. */
|
|
LHPREDOWN ();
|
|
/* Continue with remaining instruction decode. */
|
|
#endif
|
|
if (DESTReg == 15) {
|
|
/* TSTP reg */
|
|
#ifdef MODE32
|
|
//chy 2006-02-15 if in user mode, can not set cpsr 0:23
|
|
//from p165 of ARMARM book
|
|
state->Cpsr = GETSPSR (state->Bank);
|
|
ARMul_CPSRAltered (state);
|
|
#else
|
|
rhs = DPRegRHS;
|
|
temp = LHS & rhs;
|
|
SETR15PSR (temp);
|
|
#endif
|
|
} else {
|
|
/* TST reg */
|
|
rhs = DPSRegRHS;
|
|
dest = LHS & rhs;
|
|
ARMul_NegZero (state, dest);
|
|
}
|
|
break;
|
|
|
|
case 0x12: /* TEQ reg and MSR reg to CPSR (ARM6). */
|
|
|
|
if (state->is_v5) {
|
|
if (BITS (4, 7) == 3) {
|
|
/* BLX(2) */
|
|
ARMword temp;
|
|
|
|
if (TFLAG)
|
|
temp = (pc + 2) | 1;
|
|
else
|
|
temp = pc + 4;
|
|
|
|
WriteR15Branch (state, state->Reg[RHSReg]);
|
|
state->Reg[14] = temp;
|
|
break;
|
|
}
|
|
}
|
|
|
|
if (state->is_v5e) {
|
|
if (BIT (4) == 0 && BIT (7) == 1 && (BIT (5) == 0 || BITS (12, 15) == 0)) {
|
|
/* ElSegundo SMLAWy/SMULWy insn. */
|
|
unsigned long long op1 = state->Reg[BITS (0, 3)];
|
|
unsigned long long op2 = state->Reg[BITS (8, 11)];
|
|
unsigned long long result;
|
|
|
|
if (BIT (6))
|
|
op2 >>= 16;
|
|
if (op1 & 0x80000000)
|
|
op1 -= 1ULL << 32;
|
|
op2 &= 0xFFFF;
|
|
if (op2 & 0x8000)
|
|
op2 -= 65536;
|
|
result = (op1 * op2) >> 16;
|
|
|
|
if (BIT (5) == 0) {
|
|
ARMword Rn = state->Reg[BITS(12, 15)];
|
|
|
|
if (AddOverflow((ARMword)result, Rn, (ARMword)(result + Rn)))
|
|
SETS;
|
|
result += Rn;
|
|
}
|
|
state->Reg[BITS (16, 19)] = (ARMword)result;
|
|
break;
|
|
}
|
|
|
|
if (BITS (4, 11) == 5) {
|
|
/* ElSegundo QSUB insn. */
|
|
ARMword op1 = state->Reg[BITS (0, 3)];
|
|
ARMword op2 = state->Reg[BITS (16, 19)];
|
|
ARMword result = op1 - op2;
|
|
|
|
if (SubOverflow
|
|
(op1, op2, result)) {
|
|
result = POS (result) ? 0x80000000 : 0x7fffffff;
|
|
SETS;
|
|
}
|
|
|
|
state->Reg[BITS (12, 15)] = result;
|
|
break;
|
|
}
|
|
}
|
|
#ifdef MODET
|
|
if (BITS (4, 11) == 0xB) {
|
|
/* STRH register offset, write-back, down, pre indexed. */
|
|
SHPREDOWNWB ();
|
|
break;
|
|
}
|
|
if (BITS (4, 27) == 0x12FFF1) {
|
|
/* BX */
|
|
WriteR15Branch (state, state->Reg[RHSReg]);
|
|
break;
|
|
}
|
|
if (BITS (4, 7) == 0xD) {
|
|
Handle_Load_Double (state, instr);
|
|
break;
|
|
}
|
|
if (BITS (4, 7) == 0xF) {
|
|
Handle_Store_Double (state, instr);
|
|
break;
|
|
}
|
|
#endif
|
|
if (state->is_v5) {
|
|
if (BITS (4, 7) == 0x7) {
|
|
//ARMword value;
|
|
//extern int SWI_vector_installed;
|
|
|
|
/* Hardware is allowed to optionally override this
|
|
instruction and treat it as a breakpoint. Since
|
|
this is a simulator not hardware, we take the position
|
|
that if a SWI vector was not installed, then an Abort
|
|
vector was probably not installed either, and so
|
|
normally this instruction would be ignored, even if an
|
|
Abort is generated. This is a bad thing, since GDB
|
|
uses this instruction for its breakpoints (at least in
|
|
Thumb mode it does). So intercept the instruction here
|
|
and generate a breakpoint SWI instead. */
|
|
/* Force the next instruction to be refetched. */
|
|
state->NextInstr = RESUME;
|
|
break;
|
|
}
|
|
}
|
|
if (DESTReg == 15) {
|
|
/* MSR reg to CPSR. */
|
|
UNDEF_MSRPC;
|
|
temp = DPRegRHS;
|
|
#ifdef MODET
|
|
/* Don't allow TBIT to be set by MSR. */
|
|
temp &= ~TBIT;
|
|
#endif
|
|
ARMul_FixCPSR (state, instr, temp);
|
|
} else
|
|
UNDEF_Test;
|
|
|
|
break;
|
|
|
|
case 0x13: /* TEQP reg */
|
|
#ifdef MODET
|
|
if ((BITS (4, 11) & 0xF9) == 0x9)
|
|
/* LDR register offset, write-back, down, pre indexed. */
|
|
LHPREDOWNWB ();
|
|
/* Continue with remaining instruction decode. */
|
|
#endif
|
|
if (DESTReg == 15) {
|
|
/* TEQP reg */
|
|
#ifdef MODE32
|
|
state->Cpsr = GETSPSR (state->Bank);
|
|
ARMul_CPSRAltered (state);
|
|
#else
|
|
rhs = DPRegRHS;
|
|
temp = LHS ^ rhs;
|
|
SETR15PSR (temp);
|
|
#endif
|
|
} else {
|
|
/* TEQ Reg. */
|
|
rhs = DPSRegRHS;
|
|
dest = LHS ^ rhs;
|
|
ARMul_NegZero (state, dest);
|
|
}
|
|
break;
|
|
|
|
case 0x14: /* CMP reg and MRS SPSR and SWP byte. */
|
|
if (state->is_v5e) {
|
|
if (BIT (4) == 0 && BIT (7) == 1) {
|
|
/* ElSegundo SMLALxy insn. */
|
|
unsigned long long op1 = state->Reg[BITS (0, 3)];
|
|
unsigned long long op2 = state->Reg[BITS (8, 11)];
|
|
unsigned long long dest;
|
|
//unsigned long long result;
|
|
|
|
if (BIT (5))
|
|
op1 >>= 16;
|
|
if (BIT (6))
|
|
op2 >>= 16;
|
|
op1 &= 0xFFFF;
|
|
if (op1 & 0x8000)
|
|
op1 -= 65536;
|
|
op2 &= 0xFFFF;
|
|
if (op2 & 0x8000)
|
|
op2 -= 65536;
|
|
|
|
dest = (unsigned long long) state->Reg[BITS (16, 19)] << 32;
|
|
dest |= state->Reg[BITS (12, 15)];
|
|
dest += op1 * op2;
|
|
state->Reg[BITS(12, 15)] = (ARMword)dest;
|
|
state->Reg[BITS(16, 19)] = (ARMword)(dest >> 32);
|
|
break;
|
|
}
|
|
|
|
if (BITS (4, 11) == 5) {
|
|
/* ElSegundo QDADD insn. */
|
|
ARMword op1 = state->Reg[BITS (0, 3)];
|
|
ARMword op2 = state->Reg[BITS (16, 19)];
|
|
ARMword op2d = op2 + op2;
|
|
ARMword result;
|
|
|
|
if (AddOverflow
|
|
(op2, op2, op2d)) {
|
|
SETS;
|
|
op2d = POS (op2d) ? 0x80000000 : 0x7fffffff;
|
|
}
|
|
|
|
result = op1 + op2d;
|
|
if (AddOverflow(op1, op2d, result)) {
|
|
SETS;
|
|
result = POS (result) ? 0x80000000 : 0x7fffffff;
|
|
}
|
|
|
|
state->Reg[BITS (12, 15)] = result;
|
|
break;
|
|
}
|
|
}
|
|
#ifdef MODET
|
|
if (BITS (4, 7) == 0xB) {
|
|
/* STRH immediate offset, no write-back, down, pre indexed. */
|
|
SHPREDOWN ();
|
|
break;
|
|
}
|
|
if (BITS (4, 7) == 0xD) {
|
|
Handle_Load_Double (state, instr);
|
|
break;
|
|
}
|
|
if (BITS (4, 7) == 0xF) {
|
|
Handle_Store_Double (state, instr);
|
|
break;
|
|
}
|
|
#endif
|
|
if (BITS (4, 11) == 9) {
|
|
/* SWP */
|
|
UNDEF_SWPPC;
|
|
temp = LHS;
|
|
BUSUSEDINCPCS;
|
|
#ifndef MODE32
|
|
if (VECTORACCESS (temp) || ADDREXCEPT (temp)) {
|
|
INTERNALABORT (temp);
|
|
(void) ARMul_LoadByte (state, temp);
|
|
(void) ARMul_LoadByte (state, temp);
|
|
} else
|
|
#endif
|
|
DEST = ARMul_SwapByte (state, temp, state->Reg[RHSReg]);
|
|
if (state->abortSig || state->Aborted)
|
|
TAKEABORT;
|
|
} else if ((BITS (0, 11) == 0)
|
|
&& (LHSReg == 15)) {
|
|
/* MRS SPSR */
|
|
UNDEF_MRSPC;
|
|
DEST = GETSPSR (state->Bank);
|
|
} else
|
|
UNDEF_Test;
|
|
|
|
break;
|
|
|
|
case 0x15: /* CMPP reg. */
|
|
#ifdef MODET
|
|
if ((BITS (4, 7) & 0x9) == 0x9)
|
|
/* LDR immediate offset, no write-back, down, pre indexed. */
|
|
LHPREDOWN ();
|
|
/* Continue with remaining instruction decode. */
|
|
#endif
|
|
if (DESTReg == 15) {
|
|
/* CMPP reg. */
|
|
#ifdef MODE32
|
|
state->Cpsr = GETSPSR (state->Bank);
|
|
ARMul_CPSRAltered (state);
|
|
#else
|
|
rhs = DPRegRHS;
|
|
temp = LHS - rhs;
|
|
SETR15PSR (temp);
|
|
#endif
|
|
} else {
|
|
/* CMP reg. */
|
|
lhs = LHS;
|
|
rhs = DPRegRHS;
|
|
dest = lhs - rhs;
|
|
ARMul_NegZero (state, dest);
|
|
if ((lhs >= rhs)
|
|
|| ((rhs | lhs) >> 31)) {
|
|
ARMul_SubCarry (state, lhs, rhs, dest);
|
|
ARMul_SubOverflow (state, lhs, rhs, dest);
|
|
} else {
|
|
CLEARC;
|
|
CLEARV;
|
|
}
|
|
}
|
|
break;
|
|
|
|
case 0x16: /* CMN reg and MSR reg to SPSR */
|
|
if (state->is_v5e) {
|
|
if (BIT (4) == 0 && BIT (7) == 1 && BITS (12, 15) == 0) {
|
|
/* ElSegundo SMULxy insn. */
|
|
ARMword op1 = state->Reg[BITS (0, 3)];
|
|
ARMword op2 = state->Reg[BITS (8, 11)];
|
|
ARMword Rn = state->Reg[BITS (12, 15)];
|
|
|
|
if (BIT (5))
|
|
op1 >>= 16;
|
|
if (BIT (6))
|
|
op2 >>= 16;
|
|
op1 &= 0xFFFF;
|
|
op2 &= 0xFFFF;
|
|
if (op1 & 0x8000)
|
|
op1 -= 65536;
|
|
if (op2 & 0x8000)
|
|
op2 -= 65536;
|
|
|
|
state->Reg[BITS (16, 19)] = op1 * op2;
|
|
break;
|
|
}
|
|
|
|
if (BITS (4, 11) == 5) {
|
|
/* ElSegundo QDSUB insn. */
|
|
ARMword op1 = state->Reg[BITS (0, 3)];
|
|
ARMword op2 = state->Reg[BITS (16, 19)];
|
|
ARMword op2d = op2 + op2;
|
|
ARMword result;
|
|
|
|
if (AddOverflow(op2, op2, op2d)) {
|
|
SETS;
|
|
op2d = POS (op2d) ? 0x80000000 : 0x7fffffff;
|
|
}
|
|
|
|
result = op1 - op2d;
|
|
if (SubOverflow(op1, op2d, result)) {
|
|
SETS;
|
|
result = POS (result) ? 0x80000000 : 0x7fffffff;
|
|
}
|
|
|
|
state->Reg[BITS (12, 15)] = result;
|
|
break;
|
|
}
|
|
}
|
|
|
|
if (state->is_v5) {
|
|
if (BITS (4, 11) == 0xF1
|
|
&& BITS (16, 19) == 0xF) {
|
|
/* ARM5 CLZ insn. */
|
|
ARMword op1 = state->Reg[BITS (0, 3)];
|
|
int result = 32;
|
|
|
|
if (op1)
|
|
for (result = 0; (op1 & 0x80000000) == 0; op1 <<= 1)
|
|
result++;
|
|
state->Reg[BITS (12, 15)] = result;
|
|
break;
|
|
}
|
|
}
|
|
|
|
#ifdef MODET
|
|
if (BITS (4, 7) == 0xB) {
|
|
/* STRH immediate offset, write-back, down, pre indexed. */
|
|
SHPREDOWNWB ();
|
|
break;
|
|
}
|
|
if (BITS (4, 7) == 0xD) {
|
|
Handle_Load_Double (state, instr);
|
|
break;
|
|
}
|
|
if (BITS (4, 7) == 0xF) {
|
|
Handle_Store_Double (state, instr);
|
|
break;
|
|
}
|
|
#endif
|
|
if (DESTReg == 15) {
|
|
/* MSR */
|
|
UNDEF_MSRPC;
|
|
/*ARMul_FixSPSR (state, instr,
|
|
DPRegRHS);*/
|
|
} else {
|
|
UNDEF_Test;
|
|
}
|
|
break;
|
|
|
|
case 0x17: /* CMNP reg */
|
|
#ifdef MODET
|
|
if ((BITS (4, 7) & 0x9) == 0x9)
|
|
/* LDR immediate offset, write-back, down, pre indexed. */
|
|
LHPREDOWNWB ();
|
|
/* Continue with remaining instruction decoding. */
|
|
#endif
|
|
if (DESTReg == 15) {
|
|
#ifdef MODE32
|
|
state->Cpsr = GETSPSR (state->Bank);
|
|
ARMul_CPSRAltered (state);
|
|
#else
|
|
rhs = DPRegRHS;
|
|
temp = LHS + rhs;
|
|
SETR15PSR (temp);
|
|
#endif
|
|
break;
|
|
} else {
|
|
/* CMN reg. */
|
|
lhs = LHS;
|
|
rhs = DPRegRHS;
|
|
dest = lhs + rhs;
|
|
ASSIGNZ (dest == 0);
|
|
if ((lhs | rhs) >> 30) {
|
|
/* Possible C,V,N to set. */
|
|
ASSIGNN (NEG (dest));
|
|
ARMul_AddCarry (state, lhs, rhs, dest);
|
|
ARMul_AddOverflow (state, lhs, rhs, dest);
|
|
} else {
|
|
CLEARN;
|
|
CLEARC;
|
|
CLEARV;
|
|
}
|
|
}
|
|
break;
|
|
|
|
case 0x18: /* ORR reg */
|
|
#ifdef MODET
|
|
/* dyf add armv6 instr strex 2010.9.17 */
|
|
if (state->is_v6) {
|
|
if (BITS (4, 7) == 0x9)
|
|
if (handle_v6_insn (state, instr))
|
|
break;
|
|
}
|
|
|
|
if (BITS (4, 11) == 0xB) {
|
|
/* STRH register offset, no write-back, up, pre indexed. */
|
|
SHPREUP ();
|
|
break;
|
|
}
|
|
if (BITS (4, 7) == 0xD) {
|
|
Handle_Load_Double (state, instr);
|
|
break;
|
|
}
|
|
if (BITS (4, 7) == 0xF) {
|
|
Handle_Store_Double (state, instr);
|
|
break;
|
|
}
|
|
#endif
|
|
rhs = DPRegRHS;
|
|
dest = LHS | rhs;
|
|
WRITEDEST (dest);
|
|
break;
|
|
|
|
case 0x19: /* ORRS reg */
|
|
#ifdef MODET
|
|
/* dyf add armv6 instr ldrex */
|
|
if (state->is_v6) {
|
|
if (BITS (4, 7) == 0x9) {
|
|
if (handle_v6_insn (state, instr))
|
|
break;
|
|
}
|
|
}
|
|
if ((BITS (4, 11) & 0xF9) == 0x9)
|
|
/* LDR register offset, no write-back, up, pre indexed. */
|
|
LHPREUP ();
|
|
/* Continue with remaining instruction decoding. */
|
|
#endif
|
|
rhs = DPSRegRHS;
|
|
dest = LHS | rhs;
|
|
WRITESDEST (dest);
|
|
break;
|
|
|
|
case 0x1a: /* MOV reg */
|
|
#ifdef MODET
|
|
if (BITS (4, 11) == 0xB) {
|
|
/* STRH register offset, write-back, up, pre indexed. */
|
|
SHPREUPWB ();
|
|
break;
|
|
}
|
|
if (BITS (4, 7) == 0xD) {
|
|
Handle_Load_Double (state, instr);
|
|
break;
|
|
}
|
|
if (BITS (4, 7) == 0xF) {
|
|
Handle_Store_Double (state, instr);
|
|
break;
|
|
}
|
|
if (BITS(4, 11) == 0xF9) { //strexd
|
|
u32 l = LHSReg;
|
|
|
|
bool enter = false;
|
|
|
|
if (state->currentexval == (u32)ARMul_ReadWord(state, state->currentexaddr)&&
|
|
state->currentexvald == (u32)ARMul_ReadWord(state, state->currentexaddr + 4))
|
|
enter = true;
|
|
|
|
|
|
//todo bug this and STREXD and LDREXD http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0360e/CHDGJGGC.html
|
|
|
|
|
|
if (enter) {
|
|
ARMul_StoreWordN(state, LHS, state->Reg[RHSReg]);
|
|
ARMul_StoreWordN(state,LHS + 4 , state->Reg[RHSReg + 1]);
|
|
state->Reg[DESTReg] = 0;
|
|
} else {
|
|
state->Reg[DESTReg] = 1;
|
|
}
|
|
|
|
break;
|
|
}
|
|
#endif
|
|
dest = DPRegRHS;
|
|
WRITEDEST (dest);
|
|
break;
|
|
|
|
case 0x1B: /* MOVS reg */
|
|
#ifdef MODET
|
|
/* ldrexd ichfly */
|
|
if (BITS(0, 11) == 0xF9F) { //strexd
|
|
lhs = LHS;
|
|
|
|
state->currentexaddr = lhs;
|
|
state->currentexval = (u32)ARMul_ReadWord(state, lhs);
|
|
state->currentexvald = (u32)ARMul_ReadWord(state, lhs + 4);
|
|
|
|
state->Reg[DESTReg] = ARMul_LoadWordN(state, lhs);
|
|
state->Reg[DESTReg] = ARMul_LoadWordN(state, lhs + 4);
|
|
break;
|
|
}
|
|
|
|
if ((BITS (4, 11) & 0xF9) == 0x9)
|
|
/* LDR register offset, write-back, up, pre indexed. */
|
|
LHPREUPWB ();
|
|
/* Continue with remaining instruction decoding. */
|
|
|
|
|
|
|
|
|
|
#endif
|
|
dest = DPSRegRHS;
|
|
WRITESDEST (dest);
|
|
break;
|
|
|
|
case 0x1c: /* BIC reg */
|
|
#ifdef MODET
|
|
/* dyf add for STREXB */
|
|
if (state->is_v6) {
|
|
if (BITS (4, 7) == 0x9) {
|
|
if (handle_v6_insn (state, instr))
|
|
break;
|
|
}
|
|
}
|
|
if (BITS (4, 7) == 0xB) {
|
|
/* STRH immediate offset, no write-back, up, pre indexed. */
|
|
SHPREUP ();
|
|
break;
|
|
}
|
|
if (BITS (4, 7) == 0xD) {
|
|
Handle_Load_Double (state, instr);
|
|
break;
|
|
} else if (BITS (4, 7) == 0xF) {
|
|
Handle_Store_Double (state, instr);
|
|
break;
|
|
}
|
|
#endif
|
|
rhs = DPRegRHS;
|
|
dest = LHS & ~rhs;
|
|
WRITEDEST (dest);
|
|
break;
|
|
|
|
case 0x1d: /* BICS reg */
|
|
#ifdef MODET
|
|
/* ladsh P=1 U=1 W=0 L=1 S=1 H=1 */
|
|
if (BITS(4, 7) == 0xF) {
|
|
temp = LHS + GetLS7RHS (state, instr);
|
|
LoadHalfWord (state, instr, temp, LSIGNED);
|
|
break;
|
|
|
|
}
|
|
if (BITS (4, 7) == 0xb) {
|
|
/* LDRH immediate offset, no write-back, up, pre indexed. */
|
|
temp = LHS + GetLS7RHS (state, instr);
|
|
LoadHalfWord (state, instr, temp, LUNSIGNED);
|
|
break;
|
|
}
|
|
if (BITS (4, 7) == 0xd) {
|
|
// alex-ykl fix: 2011-07-20 missing ldrsb instruction
|
|
temp = LHS + GetLS7RHS (state, instr);
|
|
LoadByte (state, instr, temp, LSIGNED);
|
|
break;
|
|
}
|
|
|
|
/* Continue with instruction decoding. */
|
|
/*if ((BITS (4, 7) & 0x9) == 0x9) */
|
|
if ((BITS (4, 7)) == 0x9) {
|
|
/* ldrexb */
|
|
if (state->is_v6) {
|
|
if (handle_v6_insn (state, instr))
|
|
break;
|
|
}
|
|
/* LDR immediate offset, no write-back, up, pre indexed. */
|
|
LHPREUP ();
|
|
|
|
}
|
|
|
|
#endif
|
|
rhs = DPSRegRHS;
|
|
dest = LHS & ~rhs;
|
|
WRITESDEST (dest);
|
|
break;
|
|
|
|
case 0x1e: /* MVN reg */
|
|
#ifdef MODET
|
|
if ((instr & 0x00000FF0) == 0x00000F90) { //if ((instr & 0x0FF00FF0) == 0x01e00f90) { //todo make that better ichfly
|
|
/* strexh ichfly */
|
|
u32 l = LHSReg;
|
|
u32 r = RHSReg;
|
|
lhs = LHS;
|
|
|
|
bool enter = false;
|
|
|
|
if (state->currentexval == (u32)ARMul_LoadHalfWord(state, state->currentexaddr))enter = true;
|
|
|
|
|
|
//StoreWord(state, lhs, RHS)
|
|
if (state->Aborted) {
|
|
TAKEABORT;
|
|
}
|
|
if (enter) {
|
|
ARMul_StoreHalfWord(state, lhs, RHS);
|
|
state->Reg[DESTReg] = 0;
|
|
} else {
|
|
state->Reg[DESTReg] = 1;
|
|
}
|
|
break;
|
|
}
|
|
if (BITS (4, 7) == 0xB) {
|
|
/* STRH immediate offset, write-back, up, pre indexed. */
|
|
SHPREUPWB ();
|
|
break;
|
|
}
|
|
if (BITS (4, 7) == 0xD) {
|
|
Handle_Load_Double (state, instr);
|
|
break;
|
|
}
|
|
if (BITS (4, 7) == 0xF) {
|
|
Handle_Store_Double (state, instr);
|
|
break;
|
|
}
|
|
#endif
|
|
dest = ~DPRegRHS;
|
|
WRITEDEST (dest);
|
|
break;
|
|
|
|
case 0x1f: /* MVNS reg */
|
|
#ifdef MODET
|
|
|
|
if ((instr & 0x00000FF0) == 0x00000F90) { //(instr & 0x0FF00FF0) == 0x01f00f90)//if ((instr & 0x0FF00FF0) == 0x01f00f90) {
|
|
/* ldrexh ichfly */
|
|
lhs = LHS;
|
|
|
|
state->currentexaddr = lhs;
|
|
state->currentexval = (u32)ARMul_LoadHalfWord(state, lhs);
|
|
|
|
LoadHalfWord(state, instr, lhs,0);
|
|
break;
|
|
}
|
|
|
|
if ((BITS (4, 7) & 0x9) == 0x9)
|
|
/* LDR immediate offset, write-back, up, pre indexed. */
|
|
LHPREUPWB ();
|
|
/* Continue instruction decoding. */
|
|
#endif
|
|
dest = ~DPSRegRHS;
|
|
WRITESDEST (dest);
|
|
break;
|
|
|
|
|
|
/* Data Processing Immediate RHS Instructions. */
|
|
|
|
case 0x20: /* AND immed */
|
|
dest = LHS & DPImmRHS;
|
|
WRITEDEST (dest);
|
|
break;
|
|
|
|
case 0x21: /* ANDS immed */
|
|
DPSImmRHS;
|
|
dest = LHS & rhs;
|
|
WRITESDEST (dest);
|
|
break;
|
|
|
|
case 0x22: /* EOR immed */
|
|
dest = LHS ^ DPImmRHS;
|
|
WRITEDEST (dest);
|
|
break;
|
|
|
|
case 0x23: /* EORS immed */
|
|
DPSImmRHS;
|
|
dest = LHS ^ rhs;
|
|
WRITESDEST (dest);
|
|
break;
|
|
|
|
case 0x24: /* SUB immed */
|
|
dest = LHS - DPImmRHS;
|
|
WRITEDEST (dest);
|
|
break;
|
|
|
|
case 0x25: /* SUBS immed */
|
|
lhs = LHS;
|
|
rhs = DPImmRHS;
|
|
dest = lhs - rhs;
|
|
|
|
if ((lhs >= rhs) || ((rhs | lhs) >> 31)) {
|
|
ARMul_SubCarry (state, lhs, rhs, dest);
|
|
ARMul_SubOverflow (state, lhs, rhs, dest);
|
|
} else {
|
|
CLEARC;
|
|
CLEARV;
|
|
}
|
|
WRITESDEST (dest);
|
|
break;
|
|
|
|
case 0x26: /* RSB immed */
|
|
dest = DPImmRHS - LHS;
|
|
WRITEDEST (dest);
|
|
break;
|
|
|
|
case 0x27: /* RSBS immed */
|
|
lhs = LHS;
|
|
rhs = DPImmRHS;
|
|
dest = rhs - lhs;
|
|
|
|
if ((rhs >= lhs) || ((rhs | lhs) >> 31)) {
|
|
ARMul_SubCarry (state, rhs, lhs, dest);
|
|
ARMul_SubOverflow (state, rhs, lhs, dest);
|
|
} else {
|
|
CLEARC;
|
|
CLEARV;
|
|
}
|
|
WRITESDEST (dest);
|
|
break;
|
|
|
|
case 0x28: /* ADD immed */
|
|
dest = LHS + DPImmRHS;
|
|
WRITEDEST (dest);
|
|
break;
|
|
|
|
case 0x29: /* ADDS immed */
|
|
lhs = LHS;
|
|
rhs = DPImmRHS;
|
|
dest = lhs + rhs;
|
|
ASSIGNZ (dest == 0);
|
|
|
|
if ((lhs | rhs) >> 30) {
|
|
/* Possible C,V,N to set. */
|
|
ASSIGNN (NEG (dest));
|
|
ARMul_AddCarry (state, lhs, rhs, dest);
|
|
ARMul_AddOverflow (state, lhs, rhs, dest);
|
|
} else {
|
|
CLEARN;
|
|
CLEARC;
|
|
CLEARV;
|
|
}
|
|
WRITESDEST (dest);
|
|
break;
|
|
|
|
case 0x2a: /* ADC immed */
|
|
dest = LHS + DPImmRHS + CFLAG;
|
|
WRITEDEST (dest);
|
|
break;
|
|
|
|
case 0x2b: /* ADCS immed */
|
|
lhs = LHS;
|
|
rhs = DPImmRHS;
|
|
dest = lhs + rhs + CFLAG;
|
|
ASSIGNZ (dest == 0);
|
|
if ((lhs | rhs) >> 30) {
|
|
/* Possible C,V,N to set. */
|
|
ASSIGNN (NEG (dest));
|
|
ARMul_AddCarry (state, lhs, rhs, dest);
|
|
ARMul_AddOverflow (state, lhs, rhs, dest);
|
|
} else {
|
|
CLEARN;
|
|
CLEARC;
|
|
CLEARV;
|
|
}
|
|
WRITESDEST (dest);
|
|
break;
|
|
|
|
case 0x2c: /* SBC immed */
|
|
dest = LHS - DPImmRHS - !CFLAG;
|
|
WRITEDEST (dest);
|
|
break;
|
|
|
|
case 0x2d: /* SBCS immed */
|
|
lhs = LHS;
|
|
rhs = DPImmRHS;
|
|
dest = lhs - rhs - !CFLAG;
|
|
if ((lhs >= rhs) || ((rhs | lhs) >> 31)) {
|
|
ARMul_SubCarry (state, lhs, rhs, dest);
|
|
ARMul_SubOverflow (state, lhs, rhs, dest);
|
|
} else {
|
|
CLEARC;
|
|
CLEARV;
|
|
}
|
|
WRITESDEST (dest);
|
|
break;
|
|
|
|
case 0x2e: /* RSC immed */
|
|
dest = DPImmRHS - LHS - !CFLAG;
|
|
WRITEDEST (dest);
|
|
break;
|
|
|
|
case 0x2f: /* RSCS immed */
|
|
lhs = LHS;
|
|
rhs = DPImmRHS;
|
|
dest = rhs - lhs - !CFLAG;
|
|
if ((rhs >= lhs) || ((rhs | lhs) >> 31)) {
|
|
ARMul_SubCarry (state, rhs, lhs, dest);
|
|
ARMul_SubOverflow (state, rhs, lhs, dest);
|
|
} else {
|
|
CLEARC;
|
|
CLEARV;
|
|
}
|
|
WRITESDEST (dest);
|
|
break;
|
|
|
|
case 0x30: /* TST immed */
|
|
/* shenoubang 2012-3-14*/
|
|
if (state->is_v6) { /* movw, ARMV6, ARMv7 */
|
|
dest ^= dest;
|
|
dest = BITS(16, 19);
|
|
dest = ((dest<<12) | BITS(0, 11));
|
|
WRITEDEST(dest);
|
|
//SKYEYE_DBG("In %s, line = %d, pc = 0x%x, instr = 0x%x, R[0:11]: 0x%x, R[16:19]: 0x%x, R[%d]:0x%x\n",
|
|
// __func__, __LINE__, pc, instr, BITS(0, 11), BITS(16, 19), DESTReg, state->Reg[DESTReg]);
|
|
break;
|
|
} else {
|
|
UNDEF_Test;
|
|
break;
|
|
}
|
|
|
|
case 0x31: /* TSTP immed */
|
|
if (DESTReg == 15) {
|
|
/* TSTP immed. */
|
|
#ifdef MODE32
|
|
state->Cpsr = GETSPSR (state->Bank);
|
|
ARMul_CPSRAltered (state);
|
|
#else
|
|
temp = LHS & DPImmRHS;
|
|
SETR15PSR (temp);
|
|
#endif
|
|
} else {
|
|
/* TST immed. */
|
|
DPSImmRHS;
|
|
dest = LHS & rhs;
|
|
ARMul_NegZero (state, dest);
|
|
}
|
|
break;
|
|
|
|
case 0x32: /* TEQ immed and MSR immed to CPSR */
|
|
if (DESTReg == 15)
|
|
/* MSR immed to CPSR. */
|
|
ARMul_FixCPSR (state, instr,
|
|
DPImmRHS);
|
|
else
|
|
UNDEF_Test;
|
|
break;
|
|
|
|
case 0x33: /* TEQP immed */
|
|
if (DESTReg == 15) {
|
|
/* TEQP immed. */
|
|
#ifdef MODE32
|
|
state->Cpsr = GETSPSR (state->Bank);
|
|
ARMul_CPSRAltered (state);
|
|
#else
|
|
temp = LHS ^ DPImmRHS;
|
|
SETR15PSR (temp);
|
|
#endif
|
|
} else {
|
|
DPSImmRHS; /* TEQ immed */
|
|
dest = LHS ^ rhs;
|
|
ARMul_NegZero (state, dest);
|
|
}
|
|
break;
|
|
|
|
case 0x34: /* CMP immed */
|
|
UNDEF_Test;
|
|
break;
|
|
|
|
case 0x35: /* CMPP immed */
|
|
if (DESTReg == 15) {
|
|
/* CMPP immed. */
|
|
#ifdef MODE32
|
|
state->Cpsr = GETSPSR (state->Bank);
|
|
ARMul_CPSRAltered (state);
|
|
#else
|
|
temp = LHS - DPImmRHS;
|
|
SETR15PSR (temp);
|
|
#endif
|
|
break;
|
|
} else {
|
|
/* CMP immed. */
|
|
lhs = LHS;
|
|
rhs = DPImmRHS;
|
|
dest = lhs - rhs;
|
|
ARMul_NegZero (state, dest);
|
|
|
|
if ((lhs >= rhs) || ((rhs | lhs) >> 31)) {
|
|
ARMul_SubCarry (state, lhs, rhs, dest);
|
|
ARMul_SubOverflow (state, lhs, rhs, dest);
|
|
} else {
|
|
CLEARC;
|
|
CLEARV;
|
|
}
|
|
}
|
|
break;
|
|
|
|
case 0x36: /* CMN immed and MSR immed to SPSR */
|
|
//if (DESTReg == 15)
|
|
/*ARMul0_FixSPSR (state, instr,
|
|
DPImmRHS);*/
|
|
//else
|
|
UNDEF_Test;
|
|
break;
|
|
|
|
case 0x37: /* CMNP immed. */
|
|
if (DESTReg == 15) {
|
|
/* CMNP immed. */
|
|
#ifdef MODE32
|
|
state->Cpsr = GETSPSR (state->Bank);
|
|
ARMul_CPSRAltered (state);
|
|
#else
|
|
temp = LHS + DPImmRHS;
|
|
SETR15PSR (temp);
|
|
#endif
|
|
break;
|
|
} else {
|
|
/* CMN immed. */
|
|
lhs = LHS;
|
|
rhs = DPImmRHS;
|
|
dest = lhs + rhs;
|
|
ASSIGNZ (dest == 0);
|
|
if ((lhs | rhs) >> 30) {
|
|
/* Possible C,V,N to set. */
|
|
ASSIGNN (NEG (dest));
|
|
ARMul_AddCarry (state, lhs, rhs, dest);
|
|
ARMul_AddOverflow (state, lhs, rhs, dest);
|
|
} else {
|
|
CLEARN;
|
|
CLEARC;
|
|
CLEARV;
|
|
}
|
|
}
|
|
break;
|
|
|
|
case 0x38: /* ORR immed. */
|
|
dest = LHS | DPImmRHS;
|
|
WRITEDEST (dest);
|
|
break;
|
|
|
|
case 0x39: /* ORRS immed. */
|
|
DPSImmRHS;
|
|
dest = LHS | rhs;
|
|
WRITESDEST (dest);
|
|
break;
|
|
|
|
case 0x3a: /* MOV immed. */
|
|
dest = DPImmRHS;
|
|
WRITEDEST (dest);
|
|
break;
|
|
|
|
case 0x3b: /* MOVS immed. */
|
|
DPSImmRHS;
|
|
WRITESDEST (rhs);
|
|
break;
|
|
|
|
case 0x3c: /* BIC immed. */
|
|
dest = LHS & ~DPImmRHS;
|
|
WRITEDEST (dest);
|
|
break;
|
|
|
|
case 0x3d: /* BICS immed. */
|
|
DPSImmRHS;
|
|
dest = LHS & ~rhs;
|
|
WRITESDEST (dest);
|
|
break;
|
|
|
|
case 0x3e: /* MVN immed. */
|
|
dest = ~DPImmRHS;
|
|
WRITEDEST (dest);
|
|
break;
|
|
|
|
case 0x3f: /* MVNS immed. */
|
|
DPSImmRHS;
|
|
WRITESDEST (~rhs);
|
|
break;
|
|
|
|
|
|
/* Single Data Transfer Immediate RHS Instructions. */
|
|
|
|
case 0x40: /* Store Word, No WriteBack, Post Dec, Immed. */
|
|
lhs = LHS;
|
|
if (StoreWord (state, instr, lhs))
|
|
LSBase = lhs - LSImmRHS;
|
|
break;
|
|
|
|
case 0x41: /* Load Word, No WriteBack, Post Dec, Immed. */
|
|
lhs = LHS;
|
|
if (LoadWord (state, instr, lhs))
|
|
LSBase = lhs - LSImmRHS;
|
|
break;
|
|
|
|
case 0x42: /* Store Word, WriteBack, Post Dec, Immed. */
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
lhs = LHS;
|
|
temp = lhs - LSImmRHS;
|
|
state->NtransSig = LOW;
|
|
if (StoreWord (state, instr, lhs))
|
|
LSBase = temp;
|
|
state->NtransSig = (state->Mode & 3) ? HIGH : LOW;
|
|
break;
|
|
|
|
case 0x43: /* Load Word, WriteBack, Post Dec, Immed. */
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
lhs = LHS;
|
|
state->NtransSig = LOW;
|
|
if (LoadWord (state, instr, lhs))
|
|
LSBase = lhs - LSImmRHS;
|
|
state->NtransSig = (state->Mode & 3) ? HIGH : LOW;
|
|
break;
|
|
|
|
case 0x44: /* Store Byte, No WriteBack, Post Dec, Immed. */
|
|
lhs = LHS;
|
|
if (StoreByte (state, instr, lhs))
|
|
LSBase = lhs - LSImmRHS;
|
|
break;
|
|
|
|
case 0x45: /* Load Byte, No WriteBack, Post Dec, Immed. */
|
|
lhs = LHS;
|
|
if (LoadByte (state, instr, lhs, LUNSIGNED))
|
|
LSBase = lhs - LSImmRHS;
|
|
break;
|
|
|
|
case 0x46: /* Store Byte, WriteBack, Post Dec, Immed. */
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
lhs = LHS;
|
|
state->NtransSig = LOW;
|
|
if (StoreByte (state, instr, lhs))
|
|
LSBase = lhs - LSImmRHS;
|
|
state->NtransSig = (state->Mode & 3) ? HIGH : LOW;
|
|
break;
|
|
|
|
case 0x47: /* Load Byte, WriteBack, Post Dec, Immed. */
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
lhs = LHS;
|
|
state->NtransSig = LOW;
|
|
if (LoadByte (state, instr, lhs, LUNSIGNED))
|
|
LSBase = lhs - LSImmRHS;
|
|
state->NtransSig = (state->Mode & 3) ? HIGH : LOW;
|
|
break;
|
|
|
|
case 0x48: /* Store Word, No WriteBack, Post Inc, Immed. */
|
|
lhs = LHS;
|
|
if (StoreWord (state, instr, lhs))
|
|
LSBase = lhs + LSImmRHS;
|
|
break;
|
|
|
|
case 0x49: /* Load Word, No WriteBack, Post Inc, Immed. */
|
|
lhs = LHS;
|
|
if (LoadWord (state, instr, lhs))
|
|
LSBase = lhs + LSImmRHS;
|
|
break;
|
|
|
|
case 0x4a: /* Store Word, WriteBack, Post Inc, Immed. */
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
lhs = LHS;
|
|
state->NtransSig = LOW;
|
|
if (StoreWord (state, instr, lhs))
|
|
LSBase = lhs + LSImmRHS;
|
|
state->NtransSig = (state->Mode & 3) ? HIGH : LOW;
|
|
break;
|
|
|
|
case 0x4b: /* Load Word, WriteBack, Post Inc, Immed. */
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
lhs = LHS;
|
|
state->NtransSig = LOW;
|
|
if (LoadWord (state, instr, lhs))
|
|
LSBase = lhs + LSImmRHS;
|
|
state->NtransSig = (state->Mode & 3) ? HIGH : LOW;
|
|
break;
|
|
|
|
case 0x4c: /* Store Byte, No WriteBack, Post Inc, Immed. */
|
|
lhs = LHS;
|
|
if (StoreByte (state, instr, lhs))
|
|
LSBase = lhs + LSImmRHS;
|
|
break;
|
|
|
|
case 0x4d: /* Load Byte, No WriteBack, Post Inc, Immed. */
|
|
lhs = LHS;
|
|
if (LoadByte (state, instr, lhs, LUNSIGNED))
|
|
LSBase = lhs + LSImmRHS;
|
|
break;
|
|
|
|
case 0x4e: /* Store Byte, WriteBack, Post Inc, Immed. */
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
lhs = LHS;
|
|
state->NtransSig = LOW;
|
|
if (StoreByte (state, instr, lhs))
|
|
LSBase = lhs + LSImmRHS;
|
|
state->NtransSig = (state->Mode & 3) ? HIGH : LOW;
|
|
break;
|
|
|
|
case 0x4f: /* Load Byte, WriteBack, Post Inc, Immed. */
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
lhs = LHS;
|
|
state->NtransSig = LOW;
|
|
if (LoadByte (state, instr, lhs, LUNSIGNED))
|
|
LSBase = lhs + LSImmRHS;
|
|
state->NtransSig = (state->Mode & 3) ? HIGH : LOW;
|
|
break;
|
|
|
|
|
|
case 0x50: /* Store Word, No WriteBack, Pre Dec, Immed. */
|
|
(void) StoreWord (state, instr, LHS - LSImmRHS);
|
|
break;
|
|
|
|
case 0x51: /* Load Word, No WriteBack, Pre Dec, Immed. */
|
|
(void) LoadWord (state, instr, LHS - LSImmRHS);
|
|
break;
|
|
|
|
case 0x52: /* Store Word, WriteBack, Pre Dec, Immed. */
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
temp = LHS - LSImmRHS;
|
|
if (StoreWord (state, instr, temp))
|
|
LSBase = temp;
|
|
break;
|
|
|
|
case 0x53: /* Load Word, WriteBack, Pre Dec, Immed. */
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
temp = LHS - LSImmRHS;
|
|
if (LoadWord (state, instr, temp))
|
|
LSBase = temp;
|
|
break;
|
|
|
|
case 0x54: /* Store Byte, No WriteBack, Pre Dec, Immed. */
|
|
(void) StoreByte (state, instr, LHS - LSImmRHS);
|
|
break;
|
|
|
|
case 0x55: /* Load Byte, No WriteBack, Pre Dec, Immed. */
|
|
(void) LoadByte (state, instr, LHS - LSImmRHS, LUNSIGNED);
|
|
break;
|
|
|
|
case 0x56: /* Store Byte, WriteBack, Pre Dec, Immed. */
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
temp = LHS - LSImmRHS;
|
|
if (StoreByte (state, instr, temp))
|
|
LSBase = temp;
|
|
break;
|
|
|
|
case 0x57: /* Load Byte, WriteBack, Pre Dec, Immed. */
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
temp = LHS - LSImmRHS;
|
|
if (LoadByte (state, instr, temp, LUNSIGNED))
|
|
LSBase = temp;
|
|
break;
|
|
|
|
case 0x58: /* Store Word, No WriteBack, Pre Inc, Immed. */
|
|
(void) StoreWord (state, instr, LHS + LSImmRHS);
|
|
break;
|
|
|
|
case 0x59: /* Load Word, No WriteBack, Pre Inc, Immed. */
|
|
(void) LoadWord (state, instr, LHS + LSImmRHS);
|
|
break;
|
|
|
|
case 0x5a: /* Store Word, WriteBack, Pre Inc, Immed. */
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
temp = LHS + LSImmRHS;
|
|
if (StoreWord (state, instr, temp))
|
|
LSBase = temp;
|
|
break;
|
|
|
|
case 0x5b: /* Load Word, WriteBack, Pre Inc, Immed. */
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
temp = LHS + LSImmRHS;
|
|
if (LoadWord (state, instr, temp))
|
|
LSBase = temp;
|
|
break;
|
|
|
|
case 0x5c: /* Store Byte, No WriteBack, Pre Inc, Immed. */
|
|
(void) StoreByte (state, instr, LHS + LSImmRHS);
|
|
break;
|
|
|
|
case 0x5d: /* Load Byte, No WriteBack, Pre Inc, Immed. */
|
|
(void) LoadByte (state, instr, LHS + LSImmRHS, LUNSIGNED);
|
|
break;
|
|
|
|
case 0x5e: /* Store Byte, WriteBack, Pre Inc, Immed. */
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
temp = LHS + LSImmRHS;
|
|
if (StoreByte (state, instr, temp))
|
|
LSBase = temp;
|
|
break;
|
|
|
|
case 0x5f: /* Load Byte, WriteBack, Pre Inc, Immed. */
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
temp = LHS + LSImmRHS;
|
|
if (LoadByte (state, instr, temp, LUNSIGNED))
|
|
LSBase = temp;
|
|
break;
|
|
|
|
|
|
/* Single Data Transfer Register RHS Instructions. */
|
|
|
|
case 0x60: /* Store Word, No WriteBack, Post Dec, Reg. */
|
|
if (BIT (4)) {
|
|
ARMul_UndefInstr (state, instr);
|
|
break;
|
|
}
|
|
UNDEF_LSRBaseEQOffWb;
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
UNDEF_LSRPCOffWb;
|
|
lhs = LHS;
|
|
if (StoreWord (state, instr, lhs))
|
|
LSBase = lhs - LSRegRHS;
|
|
break;
|
|
|
|
case 0x61: /* Load Word, No WriteBack, Post Dec, Reg. */
|
|
if (BIT (4)) {
|
|
#ifdef MODE32
|
|
if (state->is_v6 && handle_v6_insn (state, instr))
|
|
break;
|
|
#endif
|
|
ARMul_UndefInstr (state, instr);
|
|
break;
|
|
}
|
|
UNDEF_LSRBaseEQOffWb;
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
UNDEF_LSRPCOffWb;
|
|
lhs = LHS;
|
|
temp = lhs - LSRegRHS;
|
|
if (LoadWord (state, instr, lhs))
|
|
LSBase = temp;
|
|
break;
|
|
|
|
case 0x62: /* Store Word, WriteBack, Post Dec, Reg. */
|
|
if (BIT (4)) {
|
|
#ifdef MODE32
|
|
if (state->is_v6 && handle_v6_insn (state, instr))
|
|
break;
|
|
#endif
|
|
ARMul_UndefInstr (state, instr);
|
|
break;
|
|
}
|
|
UNDEF_LSRBaseEQOffWb;
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
UNDEF_LSRPCOffWb;
|
|
lhs = LHS;
|
|
state->NtransSig = LOW;
|
|
if (StoreWord (state, instr, lhs))
|
|
LSBase = lhs - LSRegRHS;
|
|
state->NtransSig = (state->Mode & 3) ? HIGH : LOW;
|
|
break;
|
|
|
|
case 0x63: /* Load Word, WriteBack, Post Dec, Reg. */
|
|
if (BIT (4)) {
|
|
#ifdef MODE32
|
|
if (state->is_v6 && handle_v6_insn (state, instr))
|
|
break;
|
|
#endif
|
|
ARMul_UndefInstr (state, instr);
|
|
break;
|
|
}
|
|
UNDEF_LSRBaseEQOffWb;
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
UNDEF_LSRPCOffWb;
|
|
lhs = LHS;
|
|
temp = lhs - LSRegRHS;
|
|
state->NtransSig = LOW;
|
|
if (LoadWord (state, instr, lhs))
|
|
LSBase = temp;
|
|
state->NtransSig = (state->Mode & 3) ? HIGH : LOW;
|
|
break;
|
|
|
|
case 0x64: /* Store Byte, No WriteBack, Post Dec, Reg. */
|
|
if (BIT (4)) {
|
|
ARMul_UndefInstr (state, instr);
|
|
break;
|
|
}
|
|
UNDEF_LSRBaseEQOffWb;
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
UNDEF_LSRPCOffWb;
|
|
lhs = LHS;
|
|
if (StoreByte (state, instr, lhs))
|
|
LSBase = lhs - LSRegRHS;
|
|
break;
|
|
|
|
case 0x65: /* Load Byte, No WriteBack, Post Dec, Reg. */
|
|
if (BIT (4)) {
|
|
#ifdef MODE32
|
|
if (state->is_v6 && handle_v6_insn (state, instr))
|
|
break;
|
|
#endif
|
|
ARMul_UndefInstr (state, instr);
|
|
break;
|
|
}
|
|
UNDEF_LSRBaseEQOffWb;
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
UNDEF_LSRPCOffWb;
|
|
lhs = LHS;
|
|
temp = lhs - LSRegRHS;
|
|
if (LoadByte (state, instr, lhs, LUNSIGNED))
|
|
LSBase = temp;
|
|
break;
|
|
|
|
case 0x66: /* Store Byte, WriteBack, Post Dec, Reg. */
|
|
if (BIT (4)) {
|
|
#ifdef MODE32
|
|
if (state->is_v6 && handle_v6_insn (state, instr))
|
|
break;
|
|
#endif
|
|
ARMul_UndefInstr (state, instr);
|
|
break;
|
|
}
|
|
UNDEF_LSRBaseEQOffWb;
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
UNDEF_LSRPCOffWb;
|
|
lhs = LHS;
|
|
state->NtransSig = LOW;
|
|
if (StoreByte (state, instr, lhs))
|
|
LSBase = lhs - LSRegRHS;
|
|
state->NtransSig = (state->Mode & 3) ? HIGH : LOW;
|
|
break;
|
|
|
|
case 0x67: /* Load Byte, WriteBack, Post Dec, Reg. */
|
|
if (BIT (4)) {
|
|
#ifdef MODE32
|
|
if (state->is_v6
|
|
&& handle_v6_insn (state, instr))
|
|
break;
|
|
#endif
|
|
|
|
ARMul_UndefInstr (state, instr);
|
|
break;
|
|
}
|
|
UNDEF_LSRBaseEQOffWb;
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
UNDEF_LSRPCOffWb;
|
|
lhs = LHS;
|
|
temp = lhs - LSRegRHS;
|
|
state->NtransSig = LOW;
|
|
if (LoadByte (state, instr, lhs, LUNSIGNED))
|
|
LSBase = temp;
|
|
state->NtransSig = (state->Mode & 3) ? HIGH : LOW;
|
|
break;
|
|
|
|
case 0x68: /* Store Word, No WriteBack, Post Inc, Reg. */
|
|
//ichfly PKHBT PKHTB todo check this
|
|
if ((instr & 0x70) == 0x10) { //pkhbt
|
|
u8 idest = BITS(12, 15);
|
|
u8 rfis = BITS(16, 19);
|
|
u8 rlast = BITS(0, 3);
|
|
u8 ishi = BITS(7,11);
|
|
state->Reg[idest] = (state->Reg[rfis] & 0xFFFF) | ((state->Reg[rlast] << ishi) & 0xFFFF0000);
|
|
break;
|
|
} else if ((instr & 0x70) == 0x50) { //pkhtb
|
|
u8 idest = BITS(12, 15);
|
|
u8 rfis = BITS(16, 19);
|
|
u8 rlast = BITS(0, 3);
|
|
u8 ishi = BITS(7, 11);
|
|
if (ishi == 0)ishi = 0x20;
|
|
state->Reg[idest] = (((int)(state->Reg[rlast]) >> (int)(ishi))& 0xFFFF) | ((state->Reg[rfis]) & 0xFFFF0000);
|
|
break;
|
|
} else if (BIT (4)) {
|
|
#ifdef MODE32
|
|
if (state->is_v6
|
|
&& handle_v6_insn (state, instr))
|
|
break;
|
|
#endif
|
|
|
|
ARMul_UndefInstr (state, instr);
|
|
break;
|
|
}
|
|
UNDEF_LSRBaseEQOffWb;
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
UNDEF_LSRPCOffWb;
|
|
lhs = LHS;
|
|
if (StoreWord (state, instr, lhs))
|
|
LSBase = lhs + LSRegRHS;
|
|
break;
|
|
|
|
case 0x69: /* Load Word, No WriteBack, Post Inc, Reg. */
|
|
if (BIT (4)) {
|
|
ARMul_UndefInstr (state, instr);
|
|
break;
|
|
}
|
|
UNDEF_LSRBaseEQOffWb;
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
UNDEF_LSRPCOffWb;
|
|
lhs = LHS;
|
|
temp = lhs + LSRegRHS;
|
|
if (LoadWord (state, instr, lhs))
|
|
LSBase = temp;
|
|
break;
|
|
|
|
case 0x6a: /* Store Word, WriteBack, Post Inc, Reg. */
|
|
if (BIT (4)) {
|
|
#ifdef MODE32
|
|
if (state->is_v6
|
|
&& handle_v6_insn (state, instr))
|
|
break;
|
|
#endif
|
|
|
|
ARMul_UndefInstr (state, instr);
|
|
break;
|
|
}
|
|
UNDEF_LSRBaseEQOffWb;
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
UNDEF_LSRPCOffWb;
|
|
lhs = LHS;
|
|
state->NtransSig = LOW;
|
|
if (StoreWord (state, instr, lhs))
|
|
LSBase = lhs + LSRegRHS;
|
|
state->NtransSig = (state->Mode & 3) ? HIGH : LOW;
|
|
break;
|
|
|
|
case 0x6b: /* Load Word, WriteBack, Post Inc, Reg. */
|
|
if (BIT (4)) {
|
|
#ifdef MODE32
|
|
if (state->is_v6
|
|
&& handle_v6_insn (state, instr))
|
|
break;
|
|
#endif
|
|
|
|
ARMul_UndefInstr (state, instr);
|
|
break;
|
|
}
|
|
UNDEF_LSRBaseEQOffWb;
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
UNDEF_LSRPCOffWb;
|
|
lhs = LHS;
|
|
temp = lhs + LSRegRHS;
|
|
state->NtransSig = LOW;
|
|
if (LoadWord (state, instr, lhs))
|
|
LSBase = temp;
|
|
state->NtransSig = (state->Mode & 3) ? HIGH : LOW;
|
|
break;
|
|
|
|
case 0x6c: /* Store Byte, No WriteBack, Post Inc, Reg. */
|
|
if (BIT (4)) {
|
|
#ifdef MODE32
|
|
if (state->is_v6
|
|
&& handle_v6_insn (state, instr))
|
|
break;
|
|
#endif
|
|
|
|
ARMul_UndefInstr (state, instr);
|
|
break;
|
|
}
|
|
UNDEF_LSRBaseEQOffWb;
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
UNDEF_LSRPCOffWb;
|
|
lhs = LHS;
|
|
if (StoreByte (state, instr, lhs))
|
|
LSBase = lhs + LSRegRHS;
|
|
break;
|
|
|
|
case 0x6d: /* Load Byte, No WriteBack, Post Inc, Reg. */
|
|
if (BIT (4)) {
|
|
ARMul_UndefInstr (state, instr);
|
|
break;
|
|
}
|
|
UNDEF_LSRBaseEQOffWb;
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
UNDEF_LSRPCOffWb;
|
|
lhs = LHS;
|
|
temp = lhs + LSRegRHS;
|
|
if (LoadByte (state, instr, lhs, LUNSIGNED))
|
|
LSBase = temp;
|
|
break;
|
|
|
|
case 0x6e: /* Store Byte, WriteBack, Post Inc, Reg. */
|
|
#if 0
|
|
if (state->is_v6) {
|
|
int Rm = 0;
|
|
/* utxb */
|
|
if (BITS(15, 19) == 0xf && BITS(4, 7) == 0x7) {
|
|
|
|
Rm = (RHS >> (8 * BITS(10, 11))) & 0xff;
|
|
DEST = Rm;
|
|
}
|
|
|
|
}
|
|
#endif
|
|
if (BIT (4)) {
|
|
#ifdef MODE32
|
|
if (state->is_v6
|
|
&& handle_v6_insn (state, instr))
|
|
break;
|
|
#endif
|
|
|
|
ARMul_UndefInstr (state, instr);
|
|
break;
|
|
}
|
|
UNDEF_LSRBaseEQOffWb;
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
UNDEF_LSRPCOffWb;
|
|
lhs = LHS;
|
|
state->NtransSig = LOW;
|
|
if (StoreByte (state, instr, lhs))
|
|
LSBase = lhs + LSRegRHS;
|
|
state->NtransSig = (state->Mode & 3) ? HIGH : LOW;
|
|
break;
|
|
|
|
case 0x6f: /* Load Byte, WriteBack, Post Inc, Reg. */
|
|
if (BIT (4)) {
|
|
#ifdef MODE32
|
|
if (state->is_v6
|
|
&& handle_v6_insn (state, instr))
|
|
break;
|
|
#endif
|
|
|
|
ARMul_UndefInstr (state, instr);
|
|
break;
|
|
}
|
|
UNDEF_LSRBaseEQOffWb;
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
UNDEF_LSRPCOffWb;
|
|
lhs = LHS;
|
|
temp = lhs + LSRegRHS;
|
|
state->NtransSig = LOW;
|
|
if (LoadByte (state, instr, lhs, LUNSIGNED))
|
|
LSBase = temp;
|
|
state->NtransSig = (state->Mode & 3) ? HIGH : LOW;
|
|
break;
|
|
|
|
|
|
case 0x70: /* Store Word, No WriteBack, Pre Dec, Reg. */
|
|
if (BIT (4)) {
|
|
#ifdef MODE32
|
|
if (state->is_v6 && handle_v6_insn (state, instr))
|
|
break;
|
|
#endif
|
|
ARMul_UndefInstr (state, instr);
|
|
break;
|
|
}
|
|
(void) StoreWord (state, instr, LHS - LSRegRHS);
|
|
break;
|
|
|
|
case 0x71: /* Load Word, No WriteBack, Pre Dec, Reg. */
|
|
if (BIT (4)) {
|
|
ARMul_UndefInstr (state, instr);
|
|
break;
|
|
}
|
|
(void) LoadWord (state, instr, LHS - LSRegRHS);
|
|
break;
|
|
|
|
case 0x72: /* Store Word, WriteBack, Pre Dec, Reg. */
|
|
if (BIT (4)) {
|
|
ARMul_UndefInstr (state, instr);
|
|
break;
|
|
}
|
|
UNDEF_LSRBaseEQOffWb;
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
UNDEF_LSRPCOffWb;
|
|
temp = LHS - LSRegRHS;
|
|
if (StoreWord (state, instr, temp))
|
|
LSBase = temp;
|
|
break;
|
|
|
|
case 0x73: /* Load Word, WriteBack, Pre Dec, Reg. */
|
|
if (BIT (4)) {
|
|
ARMul_UndefInstr (state, instr);
|
|
break;
|
|
}
|
|
UNDEF_LSRBaseEQOffWb;
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
UNDEF_LSRPCOffWb;
|
|
temp = LHS - LSRegRHS;
|
|
if (LoadWord (state, instr, temp))
|
|
LSBase = temp;
|
|
break;
|
|
|
|
case 0x74: /* Store Byte, No WriteBack, Pre Dec, Reg. */
|
|
if (BIT (4)) {
|
|
#ifdef MODE32
|
|
if (state->is_v6 && handle_v6_insn (state, instr))
|
|
break;
|
|
#endif
|
|
ARMul_UndefInstr (state, instr);
|
|
break;
|
|
}
|
|
(void) StoreByte (state, instr, LHS - LSRegRHS);
|
|
break;
|
|
|
|
case 0x75: /* Load Byte, No WriteBack, Pre Dec, Reg. */
|
|
if (BIT (4)) {
|
|
#ifdef MODE32
|
|
if (state->is_v6 && handle_v6_insn (state, instr))
|
|
break;
|
|
#endif
|
|
ARMul_UndefInstr (state, instr);
|
|
break;
|
|
}
|
|
(void) LoadByte (state, instr, LHS - LSRegRHS, LUNSIGNED);
|
|
break;
|
|
|
|
case 0x76: /* Store Byte, WriteBack, Pre Dec, Reg. */
|
|
if (BIT (4)) {
|
|
ARMul_UndefInstr (state, instr);
|
|
break;
|
|
}
|
|
UNDEF_LSRBaseEQOffWb;
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
UNDEF_LSRPCOffWb;
|
|
temp = LHS - LSRegRHS;
|
|
if (StoreByte (state, instr, temp))
|
|
LSBase = temp;
|
|
break;
|
|
|
|
case 0x77: /* Load Byte, WriteBack, Pre Dec, Reg. */
|
|
if (BIT (4)) {
|
|
ARMul_UndefInstr (state, instr);
|
|
break;
|
|
}
|
|
UNDEF_LSRBaseEQOffWb;
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
UNDEF_LSRPCOffWb;
|
|
temp = LHS - LSRegRHS;
|
|
if (LoadByte (state, instr, temp, LUNSIGNED))
|
|
LSBase = temp;
|
|
break;
|
|
|
|
case 0x78: /* Store Word, No WriteBack, Pre Inc, Reg. */
|
|
if (BIT (4)) {
|
|
#ifdef MODE32
|
|
if (state->is_v6 && handle_v6_insn (state, instr))
|
|
break;
|
|
#endif
|
|
|
|
ARMul_UndefInstr (state, instr);
|
|
break;
|
|
}
|
|
(void) StoreWord (state, instr, LHS + LSRegRHS);
|
|
break;
|
|
|
|
case 0x79: /* Load Word, No WriteBack, Pre Inc, Reg. */
|
|
if (BIT (4)) {
|
|
ARMul_UndefInstr (state, instr);
|
|
break;
|
|
}
|
|
(void) LoadWord (state, instr, LHS + LSRegRHS);
|
|
break;
|
|
|
|
case 0x7a: /* Store Word, WriteBack, Pre Inc, Reg. */
|
|
if (BIT (4)) {
|
|
#ifdef MODE32
|
|
if (state->is_v6 && handle_v6_insn (state, instr))
|
|
break;
|
|
#endif
|
|
|
|
ARMul_UndefInstr (state, instr);
|
|
break;
|
|
}
|
|
UNDEF_LSRBaseEQOffWb;
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
UNDEF_LSRPCOffWb;
|
|
temp = LHS + LSRegRHS;
|
|
if (StoreWord (state, instr, temp))
|
|
LSBase = temp;
|
|
break;
|
|
|
|
case 0x7b: /* Load Word, WriteBack, Pre Inc, Reg. */
|
|
if (BIT (4)) {
|
|
ARMul_UndefInstr (state, instr);
|
|
break;
|
|
}
|
|
UNDEF_LSRBaseEQOffWb;
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
UNDEF_LSRPCOffWb;
|
|
temp = LHS + LSRegRHS;
|
|
if (LoadWord (state, instr, temp))
|
|
LSBase = temp;
|
|
break;
|
|
|
|
case 0x7c: /* Store Byte, No WriteBack, Pre Inc, Reg. */
|
|
if (BIT (4)) {
|
|
#ifdef MODE32
|
|
if (state->is_v6 && handle_v6_insn (state, instr))
|
|
break;
|
|
#endif
|
|
|
|
ARMul_UndefInstr (state, instr);
|
|
break;
|
|
}
|
|
(void) StoreByte (state, instr, LHS + LSRegRHS);
|
|
break;
|
|
|
|
case 0x7d: /* Load Byte, No WriteBack, Pre Inc, Reg. */
|
|
if (BIT (4)) {
|
|
ARMul_UndefInstr (state, instr);
|
|
break;
|
|
}
|
|
(void) LoadByte (state, instr, LHS + LSRegRHS, LUNSIGNED);
|
|
break;
|
|
|
|
case 0x7e: /* Store Byte, WriteBack, Pre Inc, Reg. */
|
|
if (BIT (4)) {
|
|
ARMul_UndefInstr (state, instr);
|
|
break;
|
|
}
|
|
UNDEF_LSRBaseEQOffWb;
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
UNDEF_LSRPCOffWb;
|
|
temp = LHS + LSRegRHS;
|
|
if (StoreByte (state, instr, temp))
|
|
LSBase = temp;
|
|
break;
|
|
|
|
case 0x7f: /* Load Byte, WriteBack, Pre Inc, Reg. */
|
|
if (BIT (4)) {
|
|
LOG_DEBUG(Core_ARM11, "got unhandled special breakpoint");
|
|
return 1;
|
|
}
|
|
UNDEF_LSRBaseEQOffWb;
|
|
UNDEF_LSRBaseEQDestWb;
|
|
UNDEF_LSRPCBaseWb;
|
|
UNDEF_LSRPCOffWb;
|
|
temp = LHS + LSRegRHS;
|
|
if (LoadByte (state, instr, temp, LUNSIGNED))
|
|
LSBase = temp;
|
|
break;
|
|
|
|
|
|
/* Multiple Data Transfer Instructions. */
|
|
|
|
case 0x80: /* Store, No WriteBack, Post Dec. */
|
|
STOREMULT (instr, LSBase - LSMNumRegs + 4L, 0L);
|
|
break;
|
|
|
|
case 0x81: /* Load, No WriteBack, Post Dec. */
|
|
LOADMULT (instr, LSBase - LSMNumRegs + 4L, 0L);
|
|
break;
|
|
|
|
case 0x82: /* Store, WriteBack, Post Dec. */
|
|
temp = LSBase - LSMNumRegs;
|
|
STOREMULT (instr, temp + 4L, temp);
|
|
break;
|
|
|
|
case 0x83: /* Load, WriteBack, Post Dec. */
|
|
temp = LSBase - LSMNumRegs;
|
|
LOADMULT (instr, temp + 4L, temp);
|
|
break;
|
|
|
|
case 0x84: /* Store, Flags, No WriteBack, Post Dec. */
|
|
STORESMULT (instr, LSBase - LSMNumRegs + 4L, 0L);
|
|
break;
|
|
|
|
case 0x85: /* Load, Flags, No WriteBack, Post Dec. */
|
|
LOADSMULT (instr, LSBase - LSMNumRegs + 4L, 0L);
|
|
break;
|
|
|
|
case 0x86: /* Store, Flags, WriteBack, Post Dec. */
|
|
temp = LSBase - LSMNumRegs;
|
|
STORESMULT (instr, temp + 4L, temp);
|
|
break;
|
|
|
|
case 0x87: /* Load, Flags, WriteBack, Post Dec. */
|
|
temp = LSBase - LSMNumRegs;
|
|
LOADSMULT (instr, temp + 4L, temp);
|
|
break;
|
|
|
|
case 0x88: /* Store, No WriteBack, Post Inc. */
|
|
STOREMULT (instr, LSBase, 0L);
|
|
break;
|
|
|
|
case 0x89: /* Load, No WriteBack, Post Inc. */
|
|
LOADMULT (instr, LSBase, 0L);
|
|
break;
|
|
|
|
case 0x8a: /* Store, WriteBack, Post Inc. */
|
|
temp = LSBase;
|
|
STOREMULT (instr, temp, temp + LSMNumRegs);
|
|
break;
|
|
|
|
case 0x8b: /* Load, WriteBack, Post Inc. */
|
|
temp = LSBase;
|
|
LOADMULT (instr, temp, temp + LSMNumRegs);
|
|
break;
|
|
|
|
case 0x8c: /* Store, Flags, No WriteBack, Post Inc. */
|
|
STORESMULT (instr, LSBase, 0L);
|
|
break;
|
|
|
|
case 0x8d: /* Load, Flags, No WriteBack, Post Inc. */
|
|
LOADSMULT (instr, LSBase, 0L);
|
|
break;
|
|
|
|
case 0x8e: /* Store, Flags, WriteBack, Post Inc. */
|
|
temp = LSBase;
|
|
STORESMULT (instr, temp, temp + LSMNumRegs);
|
|
break;
|
|
|
|
case 0x8f: /* Load, Flags, WriteBack, Post Inc. */
|
|
temp = LSBase;
|
|
LOADSMULT (instr, temp, temp + LSMNumRegs);
|
|
break;
|
|
|
|
case 0x90: /* Store, No WriteBack, Pre Dec. */
|
|
STOREMULT (instr, LSBase - LSMNumRegs, 0L);
|
|
break;
|
|
|
|
case 0x91: /* Load, No WriteBack, Pre Dec. */
|
|
LOADMULT (instr, LSBase - LSMNumRegs, 0L);
|
|
break;
|
|
|
|
case 0x92: /* Store, WriteBack, Pre Dec. */
|
|
temp = LSBase - LSMNumRegs;
|
|
STOREMULT (instr, temp, temp);
|
|
break;
|
|
|
|
case 0x93: /* Load, WriteBack, Pre Dec. */
|
|
temp = LSBase - LSMNumRegs;
|
|
LOADMULT (instr, temp, temp);
|
|
break;
|
|
|
|
case 0x94: /* Store, Flags, No WriteBack, Pre Dec. */
|
|
STORESMULT (instr, LSBase - LSMNumRegs, 0L);
|
|
break;
|
|
|
|
case 0x95: /* Load, Flags, No WriteBack, Pre Dec. */
|
|
LOADSMULT (instr, LSBase - LSMNumRegs, 0L);
|
|
break;
|
|
|
|
case 0x96: /* Store, Flags, WriteBack, Pre Dec. */
|
|
temp = LSBase - LSMNumRegs;
|
|
STORESMULT (instr, temp, temp);
|
|
break;
|
|
|
|
case 0x97: /* Load, Flags, WriteBack, Pre Dec. */
|
|
temp = LSBase - LSMNumRegs;
|
|
LOADSMULT (instr, temp, temp);
|
|
break;
|
|
|
|
case 0x98: /* Store, No WriteBack, Pre Inc. */
|
|
STOREMULT (instr, LSBase + 4L, 0L);
|
|
break;
|
|
|
|
case 0x99: /* Load, No WriteBack, Pre Inc. */
|
|
LOADMULT (instr, LSBase + 4L, 0L);
|
|
break;
|
|
|
|
case 0x9a: /* Store, WriteBack, Pre Inc. */
|
|
temp = LSBase;
|
|
STOREMULT (instr, temp + 4L, temp + LSMNumRegs);
|
|
break;
|
|
|
|
case 0x9b: /* Load, WriteBack, Pre Inc. */
|
|
temp = LSBase;
|
|
LOADMULT (instr, temp + 4L, temp + LSMNumRegs);
|
|
break;
|
|
|
|
case 0x9c: /* Store, Flags, No WriteBack, Pre Inc. */
|
|
STORESMULT (instr, LSBase + 4L, 0L);
|
|
break;
|
|
|
|
case 0x9d: /* Load, Flags, No WriteBack, Pre Inc. */
|
|
LOADSMULT (instr, LSBase + 4L, 0L);
|
|
break;
|
|
|
|
case 0x9e: /* Store, Flags, WriteBack, Pre Inc. */
|
|
temp = LSBase;
|
|
STORESMULT (instr, temp + 4L, temp + LSMNumRegs);
|
|
break;
|
|
|
|
case 0x9f: /* Load, Flags, WriteBack, Pre Inc. */
|
|
temp = LSBase;
|
|
LOADSMULT (instr, temp + 4L, temp + LSMNumRegs);
|
|
break;
|
|
|
|
|
|
/* Branch forward. */
|
|
case 0xa0:
|
|
case 0xa1:
|
|
case 0xa2:
|
|
case 0xa3:
|
|
case 0xa4:
|
|
case 0xa5:
|
|
case 0xa6:
|
|
case 0xa7:
|
|
state->Reg[15] = pc + 8 + POSBRANCH;
|
|
FLUSHPIPE;
|
|
break;
|
|
|
|
|
|
/* Branch backward. */
|
|
case 0xa8:
|
|
case 0xa9:
|
|
case 0xaa:
|
|
case 0xab:
|
|
case 0xac:
|
|
case 0xad:
|
|
case 0xae:
|
|
case 0xaf:
|
|
state->Reg[15] = pc + 8 + NEGBRANCH;
|
|
FLUSHPIPE;
|
|
break;
|
|
|
|
|
|
/* Branch and Link forward. */
|
|
case 0xb0:
|
|
case 0xb1:
|
|
case 0xb2:
|
|
case 0xb3:
|
|
case 0xb4:
|
|
case 0xb5:
|
|
case 0xb6:
|
|
case 0xb7:
|
|
|
|
/* Put PC into Link. */
|
|
#ifdef MODE32
|
|
state->Reg[14] = pc + 4;
|
|
#else
|
|
state->Reg[14] = (pc + 4) | ECC | ER15INT | EMODE;
|
|
#endif
|
|
state->Reg[15] = pc + 8 + POSBRANCH;
|
|
FLUSHPIPE;
|
|
|
|
#ifdef callstacker
|
|
memset(a, 0, 256);
|
|
aufloeser(a, state->Reg[15]);
|
|
printf("call %08X %08X %s(%08X %08X %08X %08X %08X %08X %08X)\n", state->Reg[14], state->Reg[15], a, state->Reg[0], state->Reg[1], state->Reg[2], state->Reg[3], mem_Read32(state->Reg[13]), mem_Read32(state->Reg[13] - 4),mem_Read32(state->Reg[13] - 8));
|
|
#endif
|
|
|
|
|
|
break;
|
|
|
|
|
|
/* Branch and Link backward. */
|
|
case 0xb8:
|
|
case 0xb9:
|
|
case 0xba:
|
|
case 0xbb:
|
|
case 0xbc:
|
|
case 0xbd:
|
|
case 0xbe:
|
|
case 0xbf:
|
|
/* Put PC into Link. */
|
|
#ifdef MODE32
|
|
state->Reg[14] = pc + 4;
|
|
#else
|
|
state->Reg[14] = (pc + 4) | ECC | ER15INT | EMODE;
|
|
#endif
|
|
state->Reg[15] = pc + 8 + NEGBRANCH;
|
|
FLUSHPIPE;
|
|
|
|
|
|
#ifdef callstacker
|
|
memset(a, 0, 256);
|
|
aufloeser(a, state->Reg[15]);
|
|
printf("call %08X %08X %s(%08X %08X %08X %08X %08X %08X %08X)\n", state->Reg[14], state->Reg[15], a, state->Reg[0], state->Reg[1], state->Reg[2], state->Reg[3], mem_Read32(state->Reg[13]), mem_Read32(state->Reg[13] - 4),mem_Read32(state->Reg[13] - 8));
|
|
#endif
|
|
|
|
|
|
|
|
break;
|
|
|
|
|
|
/* Co-Processor Data Transfers. */
|
|
case 0xc4:
|
|
if ((instr & 0x0FF00FF0) == 0xC400B10) { //vmov BIT(0-3), BIT(12-15), BIT(16-20), vmov d0, r0, r0
|
|
state->ExtReg[BITS(0, 3) << 1] = state->Reg[BITS(12, 15)];
|
|
state->ExtReg[(BITS(0, 3) << 1) + 1] = state->Reg[BITS(16, 20)];
|
|
break;
|
|
} else if (state->is_v5) {
|
|
/* Reading from R15 is UNPREDICTABLE. */
|
|
if (BITS (12, 15) == 15 || BITS (16, 19) == 15)
|
|
ARMul_UndefInstr (state, instr);
|
|
/* Is access to coprocessor 0 allowed ? */
|
|
else if (!CP_ACCESS_ALLOWED(state, CPNum))
|
|
ARMul_UndefInstr (state, instr);
|
|
else {
|
|
/* MCRR, ARMv5TE and up */
|
|
ARMul_MCRR (state, instr, DEST, state->Reg[LHSReg]);
|
|
break;
|
|
}
|
|
}
|
|
/* Drop through. */
|
|
|
|
case 0xc0: /* Store , No WriteBack , Post Dec. */
|
|
ARMul_STC (state, instr, LHS);
|
|
break;
|
|
|
|
case 0xc5:
|
|
if ((instr & 0x00000FF0) == 0xB10) { //vmov BIT(12-15), BIT(16-20), BIT(0-3) vmov r0, r0, d0
|
|
state->Reg[BITS(12, 15)] = state->ExtReg[BITS(0, 3) << 1];
|
|
state->Reg[BITS(16, 19)] = state->ExtReg[(BITS(0, 3) << 1) + 1];
|
|
break;
|
|
} else if (state->is_v5) {
|
|
/* Writes to R15 are UNPREDICATABLE. */
|
|
if (DESTReg == 15 || LHSReg == 15)
|
|
ARMul_UndefInstr (state, instr);
|
|
/* Is access to the coprocessor allowed ? */
|
|
else if (!CP_ACCESS_ALLOWED(state, CPNum)) {
|
|
ARMul_UndefInstr(state, instr);
|
|
} else {
|
|
/* MRRC, ARMv5TE and up */
|
|
ARMul_MRRC (state, instr, &DEST, &(state->Reg[LHSReg]));
|
|
break;
|
|
}
|
|
}
|
|
/* Drop through. */
|
|
|
|
case 0xc1: /* Load , No WriteBack , Post Dec. */
|
|
ARMul_LDC (state, instr, LHS);
|
|
break;
|
|
|
|
case 0xc2:
|
|
case 0xc6: /* Store , WriteBack , Post Dec. */
|
|
lhs = LHS;
|
|
state->Base = lhs - LSCOff;
|
|
ARMul_STC (state, instr, lhs);
|
|
break;
|
|
|
|
case 0xc3:
|
|
case 0xc7: /* Load , WriteBack , Post Dec. */
|
|
lhs = LHS;
|
|
state->Base = lhs - LSCOff;
|
|
ARMul_LDC (state, instr, lhs);
|
|
break;
|
|
|
|
case 0xc8:
|
|
case 0xcc: /* Store , No WriteBack , Post Inc. */
|
|
ARMul_STC (state, instr, LHS);
|
|
break;
|
|
|
|
case 0xc9:
|
|
case 0xcd: /* Load , No WriteBack , Post Inc. */
|
|
ARMul_LDC (state, instr, LHS);
|
|
break;
|
|
|
|
case 0xca:
|
|
case 0xce: /* Store , WriteBack , Post Inc. */
|
|
lhs = LHS;
|
|
state->Base = lhs + LSCOff;
|
|
ARMul_STC (state, instr, LHS);
|
|
break;
|
|
|
|
case 0xcb:
|
|
case 0xcf: /* Load , WriteBack , Post Inc. */
|
|
lhs = LHS;
|
|
state->Base = lhs + LSCOff;
|
|
ARMul_LDC (state, instr, LHS);
|
|
break;
|
|
|
|
case 0xd0:
|
|
case 0xd4: /* Store , No WriteBack , Pre Dec. */
|
|
ARMul_STC (state, instr, LHS - LSCOff);
|
|
break;
|
|
|
|
case 0xd1:
|
|
case 0xd5: /* Load , No WriteBack , Pre Dec. */
|
|
ARMul_LDC (state, instr, LHS - LSCOff);
|
|
break;
|
|
|
|
case 0xd2:
|
|
case 0xd6: /* Store , WriteBack , Pre Dec. */
|
|
lhs = LHS - LSCOff;
|
|
state->Base = lhs;
|
|
ARMul_STC (state, instr, lhs);
|
|
break;
|
|
|
|
case 0xd3:
|
|
case 0xd7: /* Load , WriteBack , Pre Dec. */
|
|
lhs = LHS - LSCOff;
|
|
state->Base = lhs;
|
|
ARMul_LDC (state, instr, lhs);
|
|
break;
|
|
|
|
case 0xd8:
|
|
case 0xdc: /* Store , No WriteBack , Pre Inc. */
|
|
ARMul_STC (state, instr, LHS + LSCOff);
|
|
break;
|
|
|
|
case 0xd9:
|
|
case 0xdd: /* Load , No WriteBack , Pre Inc. */
|
|
ARMul_LDC (state, instr, LHS + LSCOff);
|
|
break;
|
|
|
|
case 0xda:
|
|
case 0xde: /* Store , WriteBack , Pre Inc. */
|
|
lhs = LHS + LSCOff;
|
|
state->Base = lhs;
|
|
ARMul_STC (state, instr, lhs);
|
|
break;
|
|
|
|
case 0xdb:
|
|
case 0xdf: /* Load , WriteBack , Pre Inc. */
|
|
lhs = LHS + LSCOff;
|
|
state->Base = lhs;
|
|
ARMul_LDC (state, instr, lhs);
|
|
break;
|
|
|
|
|
|
/* Co-Processor Register Transfers (MCR) and Data Ops. */
|
|
|
|
case 0xe2:
|
|
/*if (!CP_ACCESS_ALLOWED (state, CPNum)) {
|
|
ARMul_UndefInstr (state, instr);
|
|
break;
|
|
}*/
|
|
|
|
case 0xe0:
|
|
case 0xe4:
|
|
case 0xe6:
|
|
case 0xe8:
|
|
case 0xea:
|
|
case 0xec:
|
|
case 0xee:
|
|
if (BIT (4)) {
|
|
/* MCR. */
|
|
if (DESTReg == 15) {
|
|
UNDEF_MCRPC;
|
|
#ifdef MODE32
|
|
ARMul_MCR (state, instr, state->Reg[15] + isize);
|
|
#else
|
|
ARMul_MCR (state, instr, ECC | ER15INT | EMODE | ((state->Reg[15] + isize) & R15PCBITS));
|
|
#endif
|
|
} else
|
|
ARMul_MCR (state, instr, DEST);
|
|
} else
|
|
/* CDP Part 1. */
|
|
ARMul_CDP (state, instr);
|
|
break;
|
|
|
|
|
|
/* Co-Processor Register Transfers (MRC) and Data Ops. */
|
|
case 0xe1:
|
|
case 0xe3:
|
|
case 0xe5:
|
|
case 0xe7:
|
|
case 0xe9:
|
|
case 0xeb:
|
|
case 0xed:
|
|
case 0xef:
|
|
if (BIT (4)) {
|
|
/* MRC */
|
|
temp = ARMul_MRC (state, instr);
|
|
if (DESTReg == 15) {
|
|
ASSIGNN ((temp & NBIT) != 0);
|
|
ASSIGNZ ((temp & ZBIT) != 0);
|
|
ASSIGNC ((temp & CBIT) != 0);
|
|
ASSIGNV ((temp & VBIT) != 0);
|
|
} else
|
|
DEST = temp;
|
|
} else
|
|
/* CDP Part 2. */
|
|
ARMul_CDP (state, instr);
|
|
break;
|
|
|
|
|
|
/* SWI instruction. */
|
|
case 0xf0:
|
|
case 0xf1:
|
|
case 0xf2:
|
|
case 0xf3:
|
|
case 0xf4:
|
|
case 0xf5:
|
|
case 0xf6:
|
|
case 0xf7:
|
|
case 0xf8:
|
|
case 0xf9:
|
|
case 0xfa:
|
|
case 0xfb:
|
|
case 0xfc:
|
|
case 0xfd:
|
|
case 0xfe:
|
|
case 0xff:
|
|
//svc_Execute(state, BITS(0, 23));
|
|
HLE::CallSVC(instr);
|
|
|
|
break;
|
|
}
|
|
}
|
|
|
|
#ifdef MODET
|
|
donext:
|
|
#endif
|
|
state->pc = pc;
|
|
#if 0
|
|
/* shenoubang */
|
|
instr_sum++;
|
|
int i, j;
|
|
i = j = 0;
|
|
if (instr_sum >= 7388648) {
|
|
//if (pc == 0xc0008ab4) {
|
|
// printf("instr_sum: %d\n", instr_sum);
|
|
// start_kernel : 0xc000895c
|
|
printf("--------------------------------------------------\n");
|
|
for (i = 0; i < 16; i++) {
|
|
printf("[R%02d]:[0x%08x]\t", i, state->Reg[i]);
|
|
if ((i % 3) == 2) {
|
|
printf("\n");
|
|
}
|
|
}
|
|
printf("[cpr]:[0x%08x]\t[spr0]:[0x%08x]\n", state->Cpsr, state->Spsr[0]);
|
|
for (j = 1; j < 7; j++) {
|
|
printf("[spr%d]:[0x%08x]\t", j, state->Spsr[j]);
|
|
if ((j % 4) == 3) {
|
|
printf("\n");
|
|
}
|
|
}
|
|
printf("\n[PC]:[0x%08x]\t[INST]:[0x%08x]\t[COUNT]:[%d]\n", pc, instr, instr_sum);
|
|
printf("--------------------------------------------------\n");
|
|
}
|
|
#endif
|
|
|
|
#if 0
|
|
fprintf(state->state_log, "PC:0x%x\n", pc);
|
|
for (reg_index = 0; reg_index < 16; reg_index ++) {
|
|
if (state->Reg[reg_index] != mirror_register_file[reg_index]) {
|
|
fprintf(state->state_log, "R%d:0x%x\n", reg_index, state->Reg[reg_index]);
|
|
mirror_register_file[reg_index] = state->Reg[reg_index];
|
|
}
|
|
}
|
|
if (state->Cpsr != mirror_register_file[CPSR_REG]) {
|
|
fprintf(state->state_log, "Cpsr:0x%x\n", state->Cpsr);
|
|
mirror_register_file[CPSR_REG] = state->Cpsr;
|
|
}
|
|
if (state->RegBank[SVCBANK][13] != mirror_register_file[R13_SVC]) {
|
|
fprintf(state->state_log, "R13_SVC:0x%x\n", state->RegBank[SVCBANK][13]);
|
|
mirror_register_file[R13_SVC] = state->RegBank[SVCBANK][13];
|
|
}
|
|
if (state->RegBank[SVCBANK][14] != mirror_register_file[R14_SVC]) {
|
|
fprintf(state->state_log, "R14_SVC:0x%x\n", state->RegBank[SVCBANK][14]);
|
|
mirror_register_file[R14_SVC] = state->RegBank[SVCBANK][14];
|
|
}
|
|
if (state->RegBank[ABORTBANK][13] != mirror_register_file[R13_ABORT]) {
|
|
fprintf(state->state_log, "R13_ABORT:0x%x\n", state->RegBank[ABORTBANK][13]);
|
|
mirror_register_file[R13_ABORT] = state->RegBank[ABORTBANK][13];
|
|
}
|
|
if (state->RegBank[ABORTBANK][14] != mirror_register_file[R14_ABORT]) {
|
|
fprintf(state->state_log, "R14_ABORT:0x%x\n", state->RegBank[ABORTBANK][14]);
|
|
mirror_register_file[R14_ABORT] = state->RegBank[ABORTBANK][14];
|
|
}
|
|
if (state->RegBank[UNDEFBANK][13] != mirror_register_file[R13_UNDEF]) {
|
|
fprintf(state->state_log, "R13_UNDEF:0x%x\n", state->RegBank[UNDEFBANK][13]);
|
|
mirror_register_file[R13_UNDEF] = state->RegBank[UNDEFBANK][13];
|
|
}
|
|
if (state->RegBank[UNDEFBANK][14] != mirror_register_file[R14_UNDEF]) {
|
|
fprintf(state->state_log, "R14_UNDEF:0x%x\n", state->RegBank[UNDEFBANK][14]);
|
|
mirror_register_file[R14_UNDEF] = state->RegBank[UNDEFBANK][14];
|
|
}
|
|
if (state->RegBank[IRQBANK][13] != mirror_register_file[R13_IRQ]) {
|
|
fprintf(state->state_log, "R13_IRQ:0x%x\n", state->RegBank[IRQBANK][13]);
|
|
mirror_register_file[R13_IRQ] = state->RegBank[IRQBANK][13];
|
|
}
|
|
if (state->RegBank[IRQBANK][14] != mirror_register_file[R14_IRQ]) {
|
|
fprintf(state->state_log, "R14_IRQ:0x%x\n", state->RegBank[IRQBANK][14]);
|
|
mirror_register_file[R14_IRQ] = state->RegBank[IRQBANK][14];
|
|
}
|
|
if (state->RegBank[FIQBANK][8] != mirror_register_file[R8_FIRQ]) {
|
|
fprintf(state->state_log, "R8_FIRQ:0x%x\n", state->RegBank[FIQBANK][8]);
|
|
mirror_register_file[R8_FIRQ] = state->RegBank[FIQBANK][8];
|
|
}
|
|
if (state->RegBank[FIQBANK][9] != mirror_register_file[R9_FIRQ]) {
|
|
fprintf(state->state_log, "R9_FIRQ:0x%x\n", state->RegBank[FIQBANK][9]);
|
|
mirror_register_file[R9_FIRQ] = state->RegBank[FIQBANK][9];
|
|
}
|
|
if (state->RegBank[FIQBANK][10] != mirror_register_file[R10_FIRQ]) {
|
|
fprintf(state->state_log, "R10_FIRQ:0x%x\n", state->RegBank[FIQBANK][10]);
|
|
mirror_register_file[R10_FIRQ] = state->RegBank[FIQBANK][10];
|
|
}
|
|
if (state->RegBank[FIQBANK][11] != mirror_register_file[R11_FIRQ]) {
|
|
fprintf(state->state_log, "R11_FIRQ:0x%x\n", state->RegBank[FIQBANK][11]);
|
|
mirror_register_file[R11_FIRQ] = state->RegBank[FIQBANK][11];
|
|
}
|
|
if (state->RegBank[FIQBANK][12] != mirror_register_file[R12_FIRQ]) {
|
|
fprintf(state->state_log, "R12_FIRQ:0x%x\n", state->RegBank[FIQBANK][12]);
|
|
mirror_register_file[R12_FIRQ] = state->RegBank[FIQBANK][12];
|
|
}
|
|
if (state->RegBank[FIQBANK][13] != mirror_register_file[R13_FIRQ]) {
|
|
fprintf(state->state_log, "R13_FIRQ:0x%x\n", state->RegBank[FIQBANK][13]);
|
|
mirror_register_file[R13_FIRQ] = state->RegBank[FIQBANK][13];
|
|
}
|
|
if (state->RegBank[FIQBANK][14] != mirror_register_file[R14_FIRQ]) {
|
|
fprintf(state->state_log, "R14_FIRQ:0x%x\n", state->RegBank[FIQBANK][14]);
|
|
mirror_register_file[R14_FIRQ] = state->RegBank[FIQBANK][14];
|
|
}
|
|
if (state->Spsr[SVCBANK] != mirror_register_file[SPSR_SVC]) {
|
|
fprintf(state->state_log, "SPSR_SVC:0x%x\n", state->Spsr[SVCBANK]);
|
|
mirror_register_file[SPSR_SVC] = state->RegBank[SVCBANK];
|
|
}
|
|
if (state->Spsr[ABORTBANK] != mirror_register_file[SPSR_ABORT]) {
|
|
fprintf(state->state_log, "SPSR_ABORT:0x%x\n", state->Spsr[ABORTBANK]);
|
|
mirror_register_file[SPSR_ABORT] = state->RegBank[ABORTBANK];
|
|
}
|
|
if (state->Spsr[UNDEFBANK] != mirror_register_file[SPSR_UNDEF]) {
|
|
fprintf(state->state_log, "SPSR_UNDEF:0x%x\n", state->Spsr[UNDEFBANK]);
|
|
mirror_register_file[SPSR_UNDEF] = state->RegBank[UNDEFBANK];
|
|
}
|
|
if (state->Spsr[IRQBANK] != mirror_register_file[SPSR_IRQ]) {
|
|
fprintf(state->state_log, "SPSR_IRQ:0x%x\n", state->Spsr[IRQBANK]);
|
|
mirror_register_file[SPSR_IRQ] = state->RegBank[IRQBANK];
|
|
}
|
|
if (state->Spsr[FIQBANK] != mirror_register_file[SPSR_FIRQ]) {
|
|
fprintf(state->state_log, "SPSR_FIRQ:0x%x\n", state->Spsr[FIQBANK]);
|
|
mirror_register_file[SPSR_FIRQ] = state->RegBank[FIQBANK];
|
|
}
|
|
|
|
#endif
|
|
|
|
#ifdef NEED_UI_LOOP_HOOK
|
|
if (ui_loop_hook != NULL && ui_loop_hook_counter-- < 0) {
|
|
ui_loop_hook_counter = UI_LOOP_POLL_INTERVAL;
|
|
ui_loop_hook (0);
|
|
}
|
|
#endif /* NEED_UI_LOOP_HOOK */
|
|
|
|
/*added energy_prof statement by ksh in 2004-11-26 */
|
|
//chy 2005-07-28 for standalone
|
|
//ARMul_do_energy(state,instr,pc);
|
|
//teawater add for record reg value to ./reg.txt 2005.07.10---------------------
|
|
if (state->tea_break_ok && pc == state->tea_break_addr) {
|
|
//ARMul_Debug (state, 0, 0);
|
|
state->tea_break_ok = 0;
|
|
} else {
|
|
state->tea_break_ok = 1;
|
|
}
|
|
//AJ2D--------------------------------------------------------------------------
|
|
//chy 2006-04-14 for ctrl-c debug
|
|
#if 0
|
|
if (debugmode) {
|
|
if (instr != ARMul_ABORTWORD) {
|
|
remote_interrupt_test_time++;
|
|
//chy 2006-04-14 2000 should be changed in skyeye_conf ???!!!
|
|
if (remote_interrupt_test_time >= 2000) {
|
|
remote_interrupt_test_time=0;
|
|
if (remote_interrupt()) {
|
|
//for test
|
|
//printf("SKYEYE: ICE_debug recv Ctrl_C\n");
|
|
state->EndCondition = 0;
|
|
state->Emulate = STOP;
|
|
}
|
|
}
|
|
}
|
|
}
|
|
#endif
|
|
|
|
/* jump out every time */
|
|
//state->EndCondition = 0;
|
|
//state->Emulate = STOP;
|
|
//chy 2006-04-12 for ICE debug
|
|
TEST_EMULATE:
|
|
if (state->Emulate == ONCE)
|
|
state->Emulate = STOP;
|
|
//chy: 2003-08-23: should not use CHANGEMODE !!!!
|
|
/* If we have changed mode, allow the PC to advance before stopping. */
|
|
// else if (state->Emulate == CHANGEMODE)
|
|
// continue;
|
|
else if (state->Emulate != RUN)
|
|
break;
|
|
|
|
}
|
|
|
|
while (state->NumInstrsToExecute);
|
|
exit:
|
|
state->decoded = decoded;
|
|
state->loaded = loaded;
|
|
state->pc = pc;
|
|
//chy 2006-04-12, for ICE debug
|
|
state->decoded_addr=decoded_addr;
|
|
state->loaded_addr=loaded_addr;
|
|
|
|
return pc;
|
|
}
|
|
|
|
//teawater add for arm2x86 2005.02.17-------------------------------------------
|
|
/*ywc 2005-04-01*/
|
|
//#include "tb.h"
|
|
//#include "arm2x86_self.h"
|
|
|
|
static volatile void (*gen_func) (void);
|
|
//static volatile ARMul_State *tmp_st;
|
|
//static volatile ARMul_State *save_st;
|
|
static volatile uint32_t tmp_st;
|
|
static volatile uint32_t save_st;
|
|
static volatile uint32_t save_T0;
|
|
static volatile uint32_t save_T1;
|
|
static volatile uint32_t save_T2;
|
|
|
|
#ifdef MODE32
|
|
#ifdef DBCT
|
|
//teawater change for debug function 2005.07.09---------------------------------
|
|
ARMword
|
|
ARMul_Emulate32_dbct (ARMul_State * state) {
|
|
static int init = 0;
|
|
static FILE *fd;
|
|
|
|
/*if (!init) {
|
|
|
|
fd = fopen("./pc.txt", "w");
|
|
if (!fd) {
|
|
exit(-1);
|
|
}
|
|
init = 1;
|
|
} */
|
|
|
|
state->Reg[15] += INSN_SIZE;
|
|
do {
|
|
/*if (skyeye_config.log.logon>=1) {
|
|
if (state->NumInstrs>=skyeye_config.log.start && state->NumInstrs<=skyeye_config.log.end) {
|
|
static int mybegin=0;
|
|
static int myinstrnum=0;
|
|
|
|
if (mybegin==0) mybegin=1;
|
|
if (mybegin==1) {
|
|
state->Reg[15] -= INSN_SIZE;
|
|
if (skyeye_config.log.logon>=1) fprintf(skyeye_logfd,"N %llx :p %x,i %x,",state->NumInstrs, (state->Reg[15] - INSN_SIZE), instr);
|
|
if (skyeye_config.log.logon>=2) SKYEYE_OUTREGS(skyeye_logfd);
|
|
if (skyeye_config.log.logon>=3) SKYEYE_OUTMOREREGS(skyeye_logfd);
|
|
fprintf(skyeye_logfd,"\n");
|
|
if (skyeye_config.log.length>0) {
|
|
myinstrnum++;
|
|
if (myinstrnum>=skyeye_config.log.length) {
|
|
myinstrnum=0;
|
|
fflush(skyeye_logfd);
|
|
fseek(skyeye_logfd,0L,SEEK_SET);
|
|
}
|
|
}
|
|
state->Reg[15] += INSN_SIZE;
|
|
}
|
|
}
|
|
} */
|
|
state->trap = 0;
|
|
gen_func =
|
|
(void *) tb_find (state, state->Reg[15] - INSN_SIZE);
|
|
if (!gen_func) {
|
|
//fprintf(stderr, "SKYEYE: tb_find: Error in find the translate block.\n");
|
|
//exit(-1);
|
|
//TRAP_INSN_ABORT
|
|
//TEA_OUT(printf("\n------------\npc:%x\n", state->Reg[15] - INSN_SIZE));
|
|
//TEA_OUT(printf("TRAP_INSN_ABORT\n"));
|
|
//teawater add for xscale(arm v5) 2005.09.01------------------------------------
|
|
/*XScale_set_fsr_far(state, ARMul_CP15_R5_MMU_EXCPT, state->Reg[15] - INSN_SIZE);
|
|
state->Reg[15] += INSN_SIZE;
|
|
ARMul_Abort(state, ARMul_PrefetchAbortV);
|
|
state->Reg[15] += INSN_SIZE;
|
|
goto next; */
|
|
state->trap = TRAP_INSN_ABORT;
|
|
goto check;
|
|
//AJ2D--------------------------------------------------------------------------
|
|
}
|
|
|
|
save_st = (uint32_t) st;
|
|
save_T0 = T0;
|
|
save_T1 = T1;
|
|
save_T2 = T2;
|
|
tmp_st = (uint32_t) state;
|
|
wmb ();
|
|
st = (ARMul_State *) tmp_st;
|
|
gen_func ();
|
|
st = (ARMul_State *) save_st;
|
|
T0 = save_T0;
|
|
T1 = save_T1;
|
|
T2 = save_T2;
|
|
|
|
/*if (state->trap != TRAP_OUT) {
|
|
state->tea_break_ok = 1;
|
|
}
|
|
if (state->trap <= TRAP_SET_R15) {
|
|
goto next;
|
|
} */
|
|
//TEA_OUT(printf("\n------------\npc:%x\n", state->Reg[15] - INSN_SIZE));
|
|
//teawater add check thumb 2005.07.21-------------------------------------------
|
|
/*if (TFLAG) {
|
|
state->Reg[15] -= 2;
|
|
return(state->Reg[15]);
|
|
} */
|
|
//AJ2D--------------------------------------------------------------------------
|
|
|
|
//teawater add for xscale(arm v5) 2005.09.01------------------------------------
|
|
check:
|
|
//AJ2D--------------------------------------------------------------------------
|
|
switch (state->trap) {
|
|
case TRAP_RESET: {
|
|
//TEA_OUT(printf("TRAP_RESET\n"));
|
|
ARMul_Abort (state, ARMul_ResetV);
|
|
state->Reg[15] += INSN_SIZE;
|
|
}
|
|
break;
|
|
case TRAP_UNPREDICTABLE: {
|
|
//ARMul_Debug (state, 0, 0);
|
|
}
|
|
break;
|
|
case TRAP_INSN_UNDEF: {
|
|
//TEA_OUT(printf("TRAP_INSN_UNDEF\n"));
|
|
state->Reg[15] += INSN_SIZE;
|
|
ARMul_UndefInstr (state, 0);
|
|
state->Reg[15] += INSN_SIZE;
|
|
}
|
|
break;
|
|
case TRAP_SWI: {
|
|
//TEA_OUT(printf("TRAP_SWI\n"));
|
|
state->Reg[15] += INSN_SIZE;
|
|
ARMul_Abort (state, ARMul_SWIV);
|
|
state->Reg[15] += INSN_SIZE;
|
|
}
|
|
break;
|
|
//teawater add for xscale(arm v5) 2005.09.01------------------------------------
|
|
case TRAP_INSN_ABORT: {
|
|
/*XScale_set_fsr_far (state,
|
|
ARMul_CP15_R5_MMU_EXCPT,
|
|
state->Reg[15] -
|
|
INSN_SIZE);*/
|
|
state->Reg[15] += INSN_SIZE;
|
|
ARMul_Abort (state, ARMul_PrefetchAbortV);
|
|
state->Reg[15] += INSN_SIZE;
|
|
}
|
|
break;
|
|
//AJ2D--------------------------------------------------------------------------
|
|
case TRAP_DATA_ABORT: {
|
|
//TEA_OUT(printf("TRAP_DATA_ABORT\n"));
|
|
state->Reg[15] += INSN_SIZE;
|
|
ARMul_Abort (state, ARMul_DataAbortV);
|
|
state->Reg[15] += INSN_SIZE;
|
|
}
|
|
break;
|
|
case TRAP_IRQ: {
|
|
//TEA_OUT(printf("TRAP_IRQ\n"));
|
|
state->Reg[15] += INSN_SIZE;
|
|
ARMul_Abort (state, ARMul_IRQV);
|
|
state->Reg[15] += INSN_SIZE;
|
|
}
|
|
break;
|
|
case TRAP_FIQ: {
|
|
//TEA_OUT(printf("TRAP_FIQ\n"));
|
|
state->Reg[15] += INSN_SIZE;
|
|
ARMul_Abort (state, ARMul_FIQV);
|
|
state->Reg[15] += INSN_SIZE;
|
|
}
|
|
break;
|
|
case TRAP_SETS_R15: {
|
|
//TEA_OUT(printf("TRAP_SETS_R15\n"));
|
|
/*if (state->Bank > 0) {
|
|
state->Cpsr = state->Spsr[state->Bank];
|
|
ARMul_CPSRAltered (state);
|
|
} */
|
|
WriteSR15 (state, state->Reg[15]);
|
|
}
|
|
break;
|
|
case TRAP_SET_CPSR: {
|
|
//TEA_OUT(printf("TRAP_SET_CPSR\n"));
|
|
//chy 2006-02-15 USERBANK=SYSTEMBANK=0
|
|
//chy 2006-02-16 should use Mode to test
|
|
//if (state->Bank > 0) {
|
|
if (state->Mode != USER26MODE && state->Mode != USER32MODE) {
|
|
//ARMul_CPSRAltered (state);
|
|
}
|
|
state->Reg[15] += INSN_SIZE;
|
|
}
|
|
break;
|
|
case TRAP_OUT: {
|
|
//TEA_OUT(printf("TRAP_OUT\n"));
|
|
goto out;
|
|
}
|
|
break;
|
|
case TRAP_BREAKPOINT: {
|
|
//TEA_OUT(printf("TRAP_BREAKPOINT\n"));
|
|
state->Reg[15] -= INSN_SIZE;
|
|
if (!ARMul_OSHandleSWI
|
|
(state, SWI_Breakpoint)) {
|
|
ARMul_Abort (state, ARMul_SWIV);
|
|
}
|
|
state->Reg[15] += INSN_SIZE;
|
|
}
|
|
break;
|
|
}
|
|
|
|
next:
|
|
if (state->Emulate == ONCE) {
|
|
state->Emulate = STOP;
|
|
break;
|
|
} else if (state->Emulate != RUN) {
|
|
break;
|
|
}
|
|
} while (!state->stop_simulator);
|
|
|
|
out:
|
|
state->Reg[15] -= INSN_SIZE;
|
|
return (state->Reg[15]);
|
|
}
|
|
#endif
|
|
//AJ2D--------------------------------------------------------------------------
|
|
#endif
|
|
//AJ2D--------------------------------------------------------------------------
|
|
|
|
/* This routine evaluates most Data Processing register RHS's with the S
|
|
bit clear. It is intended to be called from the macro DPRegRHS, which
|
|
filters the common case of an unshifted register with in line code. */
|
|
|
|
static ARMword
|
|
GetDPRegRHS (ARMul_State * state, ARMword instr) {
|
|
ARMword shamt, base;
|
|
|
|
base = RHSReg;
|
|
if (BIT (4)) {
|
|
/* Shift amount in a register. */
|
|
UNDEF_Shift;
|
|
INCPC;
|
|
#ifndef MODE32
|
|
if (base == 15)
|
|
base = ECC | ER15INT | R15PC | EMODE;
|
|
else
|
|
#endif
|
|
base = state->Reg[base];
|
|
ARMul_Icycles (state, 1, 0L);
|
|
shamt = state->Reg[BITS (8, 11)] & 0xff;
|
|
switch ((int) BITS (5, 6)) {
|
|
case LSL:
|
|
if (shamt == 0)
|
|
return (base);
|
|
else if (shamt >= 32)
|
|
return (0);
|
|
else
|
|
return (base << shamt);
|
|
case LSR:
|
|
if (shamt == 0)
|
|
return (base);
|
|
else if (shamt >= 32)
|
|
return (0);
|
|
else
|
|
return (base >> shamt);
|
|
case ASR:
|
|
if (shamt == 0)
|
|
return (base);
|
|
else if (shamt >= 32)
|
|
return ((ARMword) ((int) base >> 31L));
|
|
else
|
|
return ((ARMword)
|
|
(( int) base >> (int) shamt));
|
|
case ROR:
|
|
shamt &= 0x1f;
|
|
if (shamt == 0)
|
|
return (base);
|
|
else
|
|
return ((base << (32 - shamt)) |
|
|
(base >> shamt));
|
|
}
|
|
} else {
|
|
/* Shift amount is a constant. */
|
|
#ifndef MODE32
|
|
if (base == 15)
|
|
base = ECC | ER15INT | R15PC | EMODE;
|
|
else
|
|
#endif
|
|
base = state->Reg[base];
|
|
shamt = BITS (7, 11);
|
|
switch ((int) BITS (5, 6)) {
|
|
case LSL:
|
|
return (base << shamt);
|
|
case LSR:
|
|
if (shamt == 0)
|
|
return (0);
|
|
else
|
|
return (base >> shamt);
|
|
case ASR:
|
|
if (shamt == 0)
|
|
return ((ARMword) (( int) base >> 31L));
|
|
else
|
|
return ((ARMword)
|
|
(( int) base >> (int) shamt));
|
|
case ROR:
|
|
if (shamt == 0)
|
|
/* It's an RRX. */
|
|
return ((base >> 1) | (CFLAG << 31));
|
|
else
|
|
return ((base << (32 - shamt)) |
|
|
(base >> shamt));
|
|
}
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
/* This routine evaluates most Logical Data Processing register RHS's
|
|
with the S bit set. It is intended to be called from the macro
|
|
DPSRegRHS, which filters the common case of an unshifted register
|
|
with in line code. */
|
|
|
|
static ARMword
|
|
GetDPSRegRHS (ARMul_State * state, ARMword instr) {
|
|
ARMword shamt, base;
|
|
|
|
base = RHSReg;
|
|
if (BIT (4)) {
|
|
/* Shift amount in a register. */
|
|
UNDEF_Shift;
|
|
INCPC;
|
|
#ifndef MODE32
|
|
if (base == 15)
|
|
base = ECC | ER15INT | R15PC | EMODE;
|
|
else
|
|
#endif
|
|
base = state->Reg[base];
|
|
ARMul_Icycles (state, 1, 0L);
|
|
shamt = state->Reg[BITS (8, 11)] & 0xff;
|
|
switch ((int) BITS (5, 6)) {
|
|
case LSL:
|
|
if (shamt == 0)
|
|
return (base);
|
|
else if (shamt == 32) {
|
|
ASSIGNC (base & 1);
|
|
return (0);
|
|
} else if (shamt > 32) {
|
|
CLEARC;
|
|
return (0);
|
|
} else {
|
|
ASSIGNC ((base >> (32 - shamt)) & 1);
|
|
return (base << shamt);
|
|
}
|
|
case LSR:
|
|
if (shamt == 0)
|
|
return (base);
|
|
else if (shamt == 32) {
|
|
ASSIGNC (base >> 31);
|
|
return (0);
|
|
} else if (shamt > 32) {
|
|
CLEARC;
|
|
return (0);
|
|
} else {
|
|
ASSIGNC ((base >> (shamt - 1)) & 1);
|
|
return (base >> shamt);
|
|
}
|
|
case ASR:
|
|
if (shamt == 0)
|
|
return (base);
|
|
else if (shamt >= 32) {
|
|
ASSIGNC (base >> 31L);
|
|
return ((ARMword) (( int) base >> 31L));
|
|
} else {
|
|
ASSIGNC ((ARMword)
|
|
(( int) base >>
|
|
(int) (shamt - 1)) & 1);
|
|
return ((ARMword)
|
|
((int) base >> (int) shamt));
|
|
}
|
|
case ROR:
|
|
if (shamt == 0)
|
|
return (base);
|
|
shamt &= 0x1f;
|
|
if (shamt == 0) {
|
|
ASSIGNC (base >> 31);
|
|
return (base);
|
|
} else {
|
|
ASSIGNC ((base >> (shamt - 1)) & 1);
|
|
return ((base << (32 - shamt)) |
|
|
(base >> shamt));
|
|
}
|
|
}
|
|
} else {
|
|
/* Shift amount is a constant. */
|
|
#ifndef MODE32
|
|
if (base == 15)
|
|
base = ECC | ER15INT | R15PC | EMODE;
|
|
else
|
|
#endif
|
|
base = state->Reg[base];
|
|
shamt = BITS (7, 11);
|
|
|
|
switch ((int) BITS (5, 6)) {
|
|
case LSL:
|
|
ASSIGNC ((base >> (32 - shamt)) & 1);
|
|
return (base << shamt);
|
|
case LSR:
|
|
if (shamt == 0) {
|
|
ASSIGNC (base >> 31);
|
|
return (0);
|
|
} else {
|
|
ASSIGNC ((base >> (shamt - 1)) & 1);
|
|
return (base >> shamt);
|
|
}
|
|
case ASR:
|
|
if (shamt == 0) {
|
|
ASSIGNC (base >> 31L);
|
|
return ((ARMword) ((int) base >> 31L));
|
|
} else {
|
|
ASSIGNC ((ARMword)
|
|
((int) base >>
|
|
(int) (shamt - 1)) & 1);
|
|
return ((ARMword)
|
|
(( int) base >> (int) shamt));
|
|
}
|
|
case ROR:
|
|
if (shamt == 0) {
|
|
/* It's an RRX. */
|
|
shamt = CFLAG;
|
|
ASSIGNC (base & 1);
|
|
return ((base >> 1) | (shamt << 31));
|
|
} else {
|
|
ASSIGNC ((base >> (shamt - 1)) & 1);
|
|
return ((base << (32 - shamt)) |
|
|
(base >> shamt));
|
|
}
|
|
}
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
/* This routine handles writes to register 15 when the S bit is not set. */
|
|
|
|
static void
|
|
WriteR15 (ARMul_State * state, ARMword src) {
|
|
/* The ARM documentation states that the two least significant bits
|
|
are discarded when setting PC, except in the cases handled by
|
|
WriteR15Branch() below. It's probably an oversight: in THUMB
|
|
mode, the second least significant bit should probably not be
|
|
discarded. */
|
|
#ifdef MODET
|
|
if (TFLAG)
|
|
src &= 0xfffffffe;
|
|
else
|
|
#endif
|
|
src &= 0xfffffffc;
|
|
|
|
#ifdef MODE32
|
|
state->Reg[15] = src & PCBITS;
|
|
#else
|
|
state->Reg[15] = (src & R15PCBITS) | ECC | ER15INT | EMODE;
|
|
ARMul_R15Altered (state);
|
|
#endif
|
|
|
|
FLUSHPIPE;
|
|
}
|
|
|
|
/* This routine handles writes to register 15 when the S bit is set. */
|
|
|
|
static void
|
|
WriteSR15 (ARMul_State * state, ARMword src) {
|
|
#ifdef MODE32
|
|
if (state->Bank > 0) {
|
|
state->Cpsr = state->Spsr[state->Bank];
|
|
ARMul_CPSRAltered (state);
|
|
}
|
|
#ifdef MODET
|
|
if (TFLAG)
|
|
src &= 0xfffffffe;
|
|
else
|
|
#endif
|
|
src &= 0xfffffffc;
|
|
state->Reg[15] = src & PCBITS;
|
|
#else
|
|
#ifdef MODET
|
|
if (TFLAG)
|
|
/* ARMul_R15Altered would have to support it. */
|
|
abort ();
|
|
else
|
|
#endif
|
|
src &= 0xfffffffc;
|
|
|
|
if (state->Bank == USERBANK)
|
|
state->Reg[15] =
|
|
(src & (CCBITS | R15PCBITS)) | ER15INT | EMODE;
|
|
else
|
|
state->Reg[15] = src;
|
|
|
|
ARMul_R15Altered (state);
|
|
#endif
|
|
FLUSHPIPE;
|
|
}
|
|
|
|
/* In machines capable of running in Thumb mode, BX, BLX, LDR and LDM
|
|
will switch to Thumb mode if the least significant bit is set. */
|
|
|
|
static void
|
|
WriteR15Branch (ARMul_State * state, ARMword src) {
|
|
#ifdef MODET
|
|
if (src & 1) {
|
|
/* Thumb bit. */
|
|
SETT;
|
|
state->Reg[15] = src & 0xfffffffe;
|
|
} else {
|
|
CLEART;
|
|
state->Reg[15] = src & 0xfffffffc;
|
|
}
|
|
state->Cpsr = ARMul_GetCPSR (state);
|
|
FLUSHPIPE;
|
|
#else
|
|
WriteR15 (state, src);
|
|
#endif
|
|
}
|
|
|
|
/* This routine evaluates most Load and Store register RHS's. It is
|
|
intended to be called from the macro LSRegRHS, which filters the
|
|
common case of an unshifted register with in line code. */
|
|
|
|
static ARMword
|
|
GetLSRegRHS (ARMul_State * state, ARMword instr) {
|
|
ARMword shamt, base;
|
|
|
|
base = RHSReg;
|
|
#ifndef MODE32
|
|
if (base == 15)
|
|
/* Now forbidden, but ... */
|
|
base = ECC | ER15INT | R15PC | EMODE;
|
|
else
|
|
#endif
|
|
base = state->Reg[base];
|
|
|
|
shamt = BITS (7, 11);
|
|
switch ((int) BITS (5, 6)) {
|
|
case LSL:
|
|
return (base << shamt);
|
|
case LSR:
|
|
if (shamt == 0)
|
|
return (0);
|
|
else
|
|
return (base >> shamt);
|
|
case ASR:
|
|
if (shamt == 0)
|
|
return ((ARMword) (( int) base >> 31L));
|
|
else
|
|
return ((ARMword) (( int) base >> (int) shamt));
|
|
case ROR:
|
|
if (shamt == 0)
|
|
/* It's an RRX. */
|
|
return ((base >> 1) | (CFLAG << 31));
|
|
else
|
|
return ((base << (32 - shamt)) | (base >> shamt));
|
|
default:
|
|
break;
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
/* This routine evaluates the ARM7T halfword and signed transfer RHS's. */
|
|
|
|
static ARMword
|
|
GetLS7RHS (ARMul_State * state, ARMword instr) {
|
|
if (BIT (22) == 0) {
|
|
/* Register. */
|
|
#ifndef MODE32
|
|
if (RHSReg == 15)
|
|
/* Now forbidden, but ... */
|
|
return ECC | ER15INT | R15PC | EMODE;
|
|
#endif
|
|
return state->Reg[RHSReg];
|
|
}
|
|
|
|
/* Immediate. */
|
|
return BITS (0, 3) | (BITS (8, 11) << 4);
|
|
}
|
|
|
|
/* This function does the work of loading a word for a LDR instruction. */
|
|
#define MEM_LOAD_LOG(description) if (skyeye_config.log.memlogon >= 1) { \
|
|
fprintf(skyeye_logfd, \
|
|
"m LOAD %s: N %llx :p %x :i %x :a %x :d %x\n", \
|
|
description, state->NumInstrs, state->pc, instr, \
|
|
address, dest); \
|
|
}
|
|
|
|
#define MEM_STORE_LOG(description) if (skyeye_config.log.memlogon >= 1) { \
|
|
fprintf(skyeye_logfd, \
|
|
"m STORE %s: N %llx :p %x :i %x :a %x :d %x\n", \
|
|
description, state->NumInstrs, state->pc, instr, \
|
|
address, DEST); \
|
|
}
|
|
|
|
|
|
|
|
static unsigned
|
|
LoadWord (ARMul_State * state, ARMword instr, ARMword address) {
|
|
ARMword dest;
|
|
|
|
BUSUSEDINCPCS;
|
|
#ifndef MODE32
|
|
if (ADDREXCEPT (address))
|
|
INTERNALABORT (address);
|
|
#endif
|
|
|
|
dest = ARMul_LoadWordN (state, address);
|
|
|
|
if (state->Aborted) {
|
|
TAKEABORT;
|
|
return state->lateabtSig;
|
|
}
|
|
if (address & 3)
|
|
dest = ARMul_Align (state, address, dest);
|
|
WRITEDESTB (dest);
|
|
ARMul_Icycles (state, 1, 0L);
|
|
|
|
//MEM_LOAD_LOG("WORD");
|
|
|
|
return (DESTReg != LHSReg);
|
|
}
|
|
|
|
#ifdef MODET
|
|
/* This function does the work of loading a halfword. */
|
|
|
|
static unsigned
|
|
LoadHalfWord (ARMul_State * state, ARMword instr, ARMword address,
|
|
int signextend) {
|
|
ARMword dest;
|
|
|
|
BUSUSEDINCPCS;
|
|
#ifndef MODE32
|
|
if (ADDREXCEPT (address))
|
|
INTERNALABORT (address);
|
|
#endif
|
|
dest = ARMul_LoadHalfWord (state, address);
|
|
if (state->Aborted) {
|
|
TAKEABORT;
|
|
return state->lateabtSig;
|
|
}
|
|
UNDEF_LSRBPC;
|
|
if (signextend)
|
|
if (dest & 1 << (16 - 1))
|
|
dest = (dest & ((1 << 16) - 1)) - (1 << 16);
|
|
|
|
WRITEDEST (dest);
|
|
ARMul_Icycles (state, 1, 0L);
|
|
|
|
//MEM_LOAD_LOG("HALFWORD");
|
|
|
|
return (DESTReg != LHSReg);
|
|
}
|
|
|
|
#endif /* MODET */
|
|
|
|
/* This function does the work of loading a byte for a LDRB instruction. */
|
|
|
|
static unsigned
|
|
LoadByte (ARMul_State * state, ARMword instr, ARMword address, int signextend) {
|
|
ARMword dest;
|
|
|
|
BUSUSEDINCPCS;
|
|
#ifndef MODE32
|
|
if (ADDREXCEPT (address))
|
|
INTERNALABORT (address);
|
|
#endif
|
|
dest = ARMul_LoadByte (state, address);
|
|
if (state->Aborted) {
|
|
TAKEABORT;
|
|
return state->lateabtSig;
|
|
}
|
|
UNDEF_LSRBPC;
|
|
if (signextend)
|
|
if (dest & 1 << (8 - 1))
|
|
dest = (dest & ((1 << 8) - 1)) - (1 << 8);
|
|
|
|
WRITEDEST (dest);
|
|
ARMul_Icycles (state, 1, 0L);
|
|
|
|
//MEM_LOAD_LOG("BYTE");
|
|
|
|
return (DESTReg != LHSReg);
|
|
}
|
|
|
|
/* This function does the work of loading two words for a LDRD instruction. */
|
|
|
|
static void
|
|
Handle_Load_Double (ARMul_State * state, ARMword instr) {
|
|
ARMword dest_reg;
|
|
ARMword addr_reg;
|
|
ARMword write_back = BIT (21);
|
|
ARMword immediate = BIT (22);
|
|
ARMword add_to_base = BIT (23);
|
|
ARMword pre_indexed = BIT (24);
|
|
ARMword offset;
|
|
ARMword addr;
|
|
ARMword sum;
|
|
ARMword base;
|
|
ARMword value1;
|
|
ARMword value2;
|
|
|
|
BUSUSEDINCPCS;
|
|
|
|
/* If the writeback bit is set, the pre-index bit must be clear. */
|
|
if (write_back && !pre_indexed) {
|
|
ARMul_UndefInstr (state, instr);
|
|
return;
|
|
}
|
|
|
|
/* Extract the base address register. */
|
|
addr_reg = LHSReg;
|
|
|
|
/* Extract the destination register and check it. */
|
|
dest_reg = DESTReg;
|
|
|
|
/* Destination register must be even. */
|
|
if ((dest_reg & 1)
|
|
/* Destination register cannot be LR. */
|
|
|| (dest_reg == 14)) {
|
|
ARMul_UndefInstr (state, instr);
|
|
return;
|
|
}
|
|
|
|
/* Compute the base address. */
|
|
base = state->Reg[addr_reg];
|
|
|
|
/* Compute the offset. */
|
|
offset = immediate ? ((BITS (8, 11) << 4) | BITS (0, 3)) : state->
|
|
Reg[RHSReg];
|
|
|
|
/* Compute the sum of the two. */
|
|
if (add_to_base)
|
|
sum = base + offset;
|
|
else
|
|
sum = base - offset;
|
|
|
|
/* If this is a pre-indexed mode use the sum. */
|
|
if (pre_indexed)
|
|
addr = sum;
|
|
else
|
|
addr = base;
|
|
|
|
/* The address must be aligned on a 8 byte boundary. */
|
|
/*if (addr & 0x7) {
|
|
#ifdef ABORTS
|
|
ARMul_DATAABORT (addr);
|
|
#else
|
|
ARMul_UndefInstr (state, instr);
|
|
#endif
|
|
return;
|
|
}*/
|
|
/* Lets just forcibly align it for now */
|
|
//addr = (addr + 7) & ~7;
|
|
|
|
/* For pre indexed or post indexed addressing modes,
|
|
check that the destination registers do not overlap
|
|
the address registers. */
|
|
if ((!pre_indexed || write_back)
|
|
&& (addr_reg == dest_reg || addr_reg == dest_reg + 1)) {
|
|
ARMul_UndefInstr (state, instr);
|
|
return;
|
|
}
|
|
|
|
/* Load the words. */
|
|
value1 = ARMul_LoadWordN (state, addr);
|
|
value2 = ARMul_LoadWordN (state, addr + 4);
|
|
|
|
/* Check for data aborts. */
|
|
if (state->Aborted) {
|
|
TAKEABORT;
|
|
return;
|
|
}
|
|
|
|
ARMul_Icycles (state, 2, 0L);
|
|
|
|
/* Store the values. */
|
|
state->Reg[dest_reg] = value1;
|
|
state->Reg[dest_reg + 1] = value2;
|
|
|
|
/* Do the post addressing and writeback. */
|
|
if (!pre_indexed)
|
|
addr = sum;
|
|
|
|
if (!pre_indexed || write_back)
|
|
state->Reg[addr_reg] = addr;
|
|
}
|
|
|
|
/* This function does the work of storing two words for a STRD instruction. */
|
|
|
|
static void
|
|
Handle_Store_Double (ARMul_State * state, ARMword instr) {
|
|
ARMword src_reg;
|
|
ARMword addr_reg;
|
|
ARMword write_back = BIT (21);
|
|
ARMword immediate = BIT (22);
|
|
ARMword add_to_base = BIT (23);
|
|
ARMword pre_indexed = BIT (24);
|
|
ARMword offset;
|
|
ARMword addr;
|
|
ARMword sum;
|
|
ARMword base;
|
|
|
|
BUSUSEDINCPCS;
|
|
|
|
/* If the writeback bit is set, the pre-index bit must be clear. */
|
|
if (write_back && !pre_indexed) {
|
|
ARMul_UndefInstr (state, instr);
|
|
return;
|
|
}
|
|
|
|
/* Extract the base address register. */
|
|
addr_reg = LHSReg;
|
|
|
|
/* Base register cannot be PC. */
|
|
if (addr_reg == 15) {
|
|
ARMul_UndefInstr (state, instr);
|
|
return;
|
|
}
|
|
|
|
/* Extract the source register. */
|
|
src_reg = DESTReg;
|
|
|
|
/* Source register must be even. */
|
|
if (src_reg & 1) {
|
|
ARMul_UndefInstr (state, instr);
|
|
return;
|
|
}
|
|
|
|
/* Compute the base address. */
|
|
base = state->Reg[addr_reg];
|
|
|
|
/* Compute the offset. */
|
|
offset = immediate ? ((BITS (8, 11) << 4) | BITS (0, 3)) : state->
|
|
Reg[RHSReg];
|
|
|
|
/* Compute the sum of the two. */
|
|
if (add_to_base)
|
|
sum = base + offset;
|
|
else
|
|
sum = base - offset;
|
|
|
|
/* If this is a pre-indexed mode use the sum. */
|
|
if (pre_indexed)
|
|
addr = sum;
|
|
else
|
|
addr = base;
|
|
|
|
/* The address must be aligned on a 8 byte boundary. */
|
|
/*if (addr & 0x7) {
|
|
#ifdef ABORTS
|
|
ARMul_DATAABORT (addr);
|
|
#else
|
|
ARMul_UndefInstr (state, instr);
|
|
#endif
|
|
return;
|
|
}*/
|
|
/* Lets just forcibly align it for now */
|
|
//addr = (addr + 7) & ~7;
|
|
|
|
/* For pre indexed or post indexed addressing modes,
|
|
check that the destination registers do not overlap
|
|
the address registers. */
|
|
if ((!pre_indexed || write_back)
|
|
&& (addr_reg == src_reg || addr_reg == src_reg + 1)) {
|
|
ARMul_UndefInstr (state, instr);
|
|
return;
|
|
}
|
|
|
|
/* Load the words. */
|
|
ARMul_StoreWordN (state, addr, state->Reg[src_reg]);
|
|
ARMul_StoreWordN (state, addr + 4, state->Reg[src_reg + 1]);
|
|
|
|
if (state->Aborted) {
|
|
TAKEABORT;
|
|
return;
|
|
}
|
|
|
|
/* Do the post addressing and writeback. */
|
|
if (!pre_indexed)
|
|
addr = sum;
|
|
|
|
if (!pre_indexed || write_back)
|
|
state->Reg[addr_reg] = addr;
|
|
}
|
|
|
|
/* This function does the work of storing a word from a STR instruction. */
|
|
|
|
static unsigned
|
|
StoreWord (ARMul_State * state, ARMword instr, ARMword address) {
|
|
//MEM_STORE_LOG("WORD");
|
|
|
|
BUSUSEDINCPCN;
|
|
#ifndef MODE32
|
|
if (DESTReg == 15)
|
|
state->Reg[15] = ECC | ER15INT | R15PC | EMODE;
|
|
#endif
|
|
#ifdef MODE32
|
|
ARMul_StoreWordN (state, address, DEST);
|
|
#else
|
|
if (VECTORACCESS (address) || ADDREXCEPT (address)) {
|
|
INTERNALABORT (address);
|
|
(void) ARMul_LoadWordN (state, address);
|
|
} else
|
|
ARMul_StoreWordN (state, address, DEST);
|
|
#endif
|
|
if (state->Aborted) {
|
|
TAKEABORT;
|
|
return state->lateabtSig;
|
|
}
|
|
|
|
return TRUE;
|
|
}
|
|
|
|
#ifdef MODET
|
|
/* This function does the work of storing a byte for a STRH instruction. */
|
|
|
|
static unsigned
|
|
StoreHalfWord (ARMul_State * state, ARMword instr, ARMword address) {
|
|
//MEM_STORE_LOG("HALFWORD");
|
|
|
|
BUSUSEDINCPCN;
|
|
|
|
#ifndef MODE32
|
|
if (DESTReg == 15)
|
|
state->Reg[15] = ECC | ER15INT | R15PC | EMODE;
|
|
#endif
|
|
|
|
#ifdef MODE32
|
|
ARMul_StoreHalfWord (state, address, DEST);
|
|
#else
|
|
if (VECTORACCESS (address) || ADDREXCEPT (address)) {
|
|
INTERNALABORT (address);
|
|
(void) ARMul_LoadHalfWord (state, address);
|
|
} else
|
|
ARMul_StoreHalfWord (state, address, DEST);
|
|
#endif
|
|
|
|
if (state->Aborted) {
|
|
TAKEABORT;
|
|
return state->lateabtSig;
|
|
}
|
|
return TRUE;
|
|
}
|
|
|
|
#endif /* MODET */
|
|
|
|
/* This function does the work of storing a byte for a STRB instruction. */
|
|
|
|
static unsigned
|
|
StoreByte (ARMul_State * state, ARMword instr, ARMword address) {
|
|
//MEM_STORE_LOG("BYTE");
|
|
|
|
BUSUSEDINCPCN;
|
|
#ifndef MODE32
|
|
if (DESTReg == 15)
|
|
state->Reg[15] = ECC | ER15INT | R15PC | EMODE;
|
|
#endif
|
|
#ifdef MODE32
|
|
ARMul_StoreByte (state, address, DEST);
|
|
#else
|
|
if (VECTORACCESS (address) || ADDREXCEPT (address)) {
|
|
INTERNALABORT (address);
|
|
(void) ARMul_LoadByte (state, address);
|
|
} else
|
|
ARMul_StoreByte (state, address, DEST);
|
|
#endif
|
|
if (state->Aborted) {
|
|
TAKEABORT;
|
|
return state->lateabtSig;
|
|
}
|
|
//UNDEF_LSRBPC;
|
|
return TRUE;
|
|
}
|
|
|
|
/* This function does the work of loading the registers listed in an LDM
|
|
instruction, when the S bit is clear. The code here is always increment
|
|
after, it's up to the caller to get the input address correct and to
|
|
handle base register modification. */
|
|
|
|
static void
|
|
LoadMult (ARMul_State * state, ARMword instr, ARMword address, ARMword WBBase) {
|
|
ARMword dest, temp;
|
|
|
|
//UNDEF_LSMNoRegs;
|
|
//UNDEF_LSMPCBase;
|
|
//UNDEF_LSMBaseInListWb;
|
|
BUSUSEDINCPCS;
|
|
#ifndef MODE32
|
|
if (ADDREXCEPT (address))
|
|
INTERNALABORT (address);
|
|
#endif
|
|
/*chy 2004-05-23 may write twice
|
|
if (BIT (21) && LHSReg != 15)
|
|
LSBase = WBBase;
|
|
*/
|
|
/* N cycle first. */
|
|
for (temp = 0; !BIT (temp); temp++);
|
|
|
|
dest = ARMul_LoadWordN (state, address);
|
|
|
|
if (!state->abortSig && !state->Aborted)
|
|
state->Reg[temp++] = dest;
|
|
else if (!state->Aborted) {
|
|
//XScale_set_fsr_far (state, ARMul_CP15_R5_ST_ALIGN, address);
|
|
state->Aborted = ARMul_DataAbortV;
|
|
}
|
|
/*chy 2004-05-23 chy goto end*/
|
|
if (state->Aborted)
|
|
goto L_ldm_makeabort;
|
|
/* S cycles from here on. */
|
|
for (; temp < 16; temp++)
|
|
if (BIT (temp)) {
|
|
/* Load this register. */
|
|
address += 4;
|
|
dest = ARMul_LoadWordS (state, address);
|
|
|
|
if (!state->abortSig && !state->Aborted)
|
|
state->Reg[temp] = dest;
|
|
else if (!state->Aborted) {
|
|
/*XScale_set_fsr_far (state,
|
|
ARMul_CP15_R5_ST_ALIGN,
|
|
address);*/
|
|
state->Aborted = ARMul_DataAbortV;
|
|
}
|
|
/*chy 2004-05-23 chy goto end */
|
|
if (state->Aborted)
|
|
goto L_ldm_makeabort;
|
|
|
|
}
|
|
|
|
if (BIT (15) && !state->Aborted)
|
|
/* PC is in the reg list. */
|
|
WriteR15Branch (state, PC);
|
|
|
|
/* To write back the final register. */
|
|
/* ARMul_Icycles (state, 1, 0L);*/
|
|
/*chy 2004-05-23, see below
|
|
if (state->Aborted)
|
|
{
|
|
if (BIT (21) && LHSReg != 15)
|
|
LSBase = WBBase;
|
|
|
|
TAKEABORT;
|
|
}
|
|
*/
|
|
/*chy 2004-05-23 should compare the Abort Models*/
|
|
L_ldm_makeabort:
|
|
/* To write back the final register. */
|
|
ARMul_Icycles (state, 1, 0L);
|
|
|
|
/* chy 2005-11-24, bug found by benjl@cse.unsw.edu.au, etc */
|
|
/*
|
|
if (state->Aborted)
|
|
{
|
|
if (BIT (21) && LHSReg != 15)
|
|
if (!(state->abortSig && state->Aborted && state->lateabtSig == LOW))
|
|
LSBase = WBBase;
|
|
TAKEABORT;
|
|
}else if (BIT (21) && LHSReg != 15)
|
|
LSBase = WBBase;
|
|
*/
|
|
if (state->Aborted) {
|
|
if (BIT (21) && LHSReg != 15) {
|
|
if (!(state->abortSig)) {
|
|
}
|
|
}
|
|
TAKEABORT;
|
|
} else if (BIT (21) && LHSReg != 15) {
|
|
LSBase = WBBase;
|
|
}
|
|
/* chy 2005-11-24, over */
|
|
|
|
}
|
|
|
|
/* This function does the work of loading the registers listed in an LDM
|
|
instruction, when the S bit is set. The code here is always increment
|
|
after, it's up to the caller to get the input address correct and to
|
|
handle base register modification. */
|
|
|
|
static void
|
|
LoadSMult (ARMul_State * state,
|
|
ARMword instr, ARMword address, ARMword WBBase) {
|
|
ARMword dest, temp;
|
|
|
|
//UNDEF_LSMNoRegs;
|
|
//UNDEF_LSMPCBase;
|
|
//UNDEF_LSMBaseInListWb;
|
|
|
|
BUSUSEDINCPCS;
|
|
|
|
#ifndef MODE32
|
|
if (ADDREXCEPT (address))
|
|
INTERNALABORT (address);
|
|
#endif
|
|
/* chy 2004-05-23, may write twice
|
|
if (BIT (21) && LHSReg != 15)
|
|
LSBase = WBBase;
|
|
*/
|
|
if (!BIT (15) && state->Bank != USERBANK) {
|
|
/* Temporary reg bank switch. */
|
|
(void) ARMul_SwitchMode (state, state->Mode, USER26MODE);
|
|
UNDEF_LSMUserBankWb;
|
|
}
|
|
|
|
/* N cycle first. */
|
|
for (temp = 0; !BIT (temp); temp++);
|
|
|
|
dest = ARMul_LoadWordN (state, address);
|
|
|
|
if (!state->abortSig)
|
|
state->Reg[temp++] = dest;
|
|
else if (!state->Aborted) {
|
|
//XScale_set_fsr_far (state, ARMul_CP15_R5_ST_ALIGN, address);
|
|
state->Aborted = ARMul_DataAbortV;
|
|
}
|
|
|
|
/*chy 2004-05-23 chy goto end*/
|
|
if (state->Aborted)
|
|
goto L_ldm_s_makeabort;
|
|
/* S cycles from here on. */
|
|
for (; temp < 16; temp++)
|
|
if (BIT (temp)) {
|
|
/* Load this register. */
|
|
address += 4;
|
|
dest = ARMul_LoadWordS (state, address);
|
|
|
|
if (!state->abortSig && !state->Aborted)
|
|
state->Reg[temp] = dest;
|
|
else if (!state->Aborted) {
|
|
/*XScale_set_fsr_far (state,
|
|
ARMul_CP15_R5_ST_ALIGN,
|
|
address);*/
|
|
state->Aborted = ARMul_DataAbortV;
|
|
}
|
|
/*chy 2004-05-23 chy goto end */
|
|
if (state->Aborted)
|
|
goto L_ldm_s_makeabort;
|
|
}
|
|
|
|
/*chy 2004-05-23 label of ldm_s_makeabort*/
|
|
L_ldm_s_makeabort:
|
|
/*chy 2004-06-06 LSBase process should be here, not in the end of this function. Because ARMul_CPSRAltered maybe change R13(SP) R14(lr). If not, simulate INSTR ldmia sp!,[....pc]^ error.*/
|
|
/*chy 2004-05-23 should compare the Abort Models*/
|
|
if (state->Aborted) {
|
|
if (BIT (21) && LHSReg != 15)
|
|
if (!
|
|
(state->abortSig && state->Aborted
|
|
&& state->lateabtSig == LOW))
|
|
LSBase = WBBase;
|
|
TAKEABORT;
|
|
} else if (BIT (21) && LHSReg != 15)
|
|
LSBase = WBBase;
|
|
|
|
if (BIT (15) && !state->Aborted) {
|
|
/* PC is in the reg list. */
|
|
#ifdef MODE32
|
|
//chy 2006-02-16 , should not consider system mode, don't conside 26bit mode
|
|
if (state->Mode != USER26MODE && state->Mode != USER32MODE ) {
|
|
state->Cpsr = GETSPSR (state->Bank);
|
|
ARMul_CPSRAltered (state);
|
|
}
|
|
|
|
WriteR15 (state, PC);
|
|
#else
|
|
//chy 2006-02-16 , should not consider system mode, don't conside 26bit mode
|
|
if (state->Mode == USER26MODE || state->Mode == USER32MODE ) {
|
|
/* Protect bits in user mode. */
|
|
ASSIGNN ((state->Reg[15] & NBIT) != 0);
|
|
ASSIGNZ ((state->Reg[15] & ZBIT) != 0);
|
|
ASSIGNC ((state->Reg[15] & CBIT) != 0);
|
|
ASSIGNV ((state->Reg[15] & VBIT) != 0);
|
|
} else
|
|
ARMul_R15Altered (state);
|
|
|
|
FLUSHPIPE;
|
|
#endif
|
|
}
|
|
|
|
//chy 2006-02-16 , should not consider system mode, don't conside 26bit mode
|
|
if (!BIT (15) && state->Mode != USER26MODE
|
|
&& state->Mode != USER32MODE )
|
|
/* Restore the correct bank. */
|
|
(void) ARMul_SwitchMode (state, USER26MODE, state->Mode);
|
|
|
|
/* To write back the final register. */
|
|
ARMul_Icycles (state, 1, 0L);
|
|
/* chy 2004-05-23, see below
|
|
if (state->Aborted)
|
|
{
|
|
if (BIT (21) && LHSReg != 15)
|
|
LSBase = WBBase;
|
|
|
|
TAKEABORT;
|
|
}
|
|
*/
|
|
}
|
|
|
|
/* This function does the work of storing the registers listed in an STM
|
|
instruction, when the S bit is clear. The code here is always increment
|
|
after, it's up to the caller to get the input address correct and to
|
|
handle base register modification. */
|
|
|
|
static void
|
|
StoreMult (ARMul_State * state,
|
|
ARMword instr, ARMword address, ARMword WBBase) {
|
|
ARMword temp;
|
|
|
|
UNDEF_LSMNoRegs;
|
|
UNDEF_LSMPCBase;
|
|
UNDEF_LSMBaseInListWb;
|
|
|
|
if (!TFLAG)
|
|
/* N-cycle, increment the PC and update the NextInstr state. */
|
|
BUSUSEDINCPCN;
|
|
|
|
#ifndef MODE32
|
|
if (VECTORACCESS (address) || ADDREXCEPT (address))
|
|
INTERNALABORT (address);
|
|
|
|
if (BIT (15))
|
|
PATCHR15;
|
|
#endif
|
|
|
|
/* N cycle first. */
|
|
for (temp = 0; !BIT (temp); temp++);
|
|
|
|
#ifdef MODE32
|
|
ARMul_StoreWordN (state, address, state->Reg[temp++]);
|
|
#else
|
|
if (state->Aborted) {
|
|
(void) ARMul_LoadWordN (state, address);
|
|
|
|
/* Fake the Stores as Loads. */
|
|
for (; temp < 16; temp++)
|
|
if (BIT (temp)) {
|
|
/* Save this register. */
|
|
address += 4;
|
|
(void) ARMul_LoadWordS (state, address);
|
|
}
|
|
|
|
if (BIT (21) && LHSReg != 15)
|
|
LSBase = WBBase;
|
|
TAKEABORT;
|
|
return;
|
|
} else
|
|
ARMul_StoreWordN (state, address, state->Reg[temp++]);
|
|
#endif
|
|
|
|
if (state->abortSig && !state->Aborted) {
|
|
//XScale_set_fsr_far (state, ARMul_CP15_R5_ST_ALIGN, address);
|
|
state->Aborted = ARMul_DataAbortV;
|
|
}
|
|
|
|
//chy 2004-05-23, needn't store other when aborted
|
|
if (state->Aborted)
|
|
goto L_stm_takeabort;
|
|
|
|
/* S cycles from here on. */
|
|
for (; temp < 16; temp++)
|
|
if (BIT (temp)) {
|
|
/* Save this register. */
|
|
address += 4;
|
|
|
|
ARMul_StoreWordS (state, address, state->Reg[temp]);
|
|
|
|
if (state->abortSig && !state->Aborted) {
|
|
/*XScale_set_fsr_far (state,
|
|
ARMul_CP15_R5_ST_ALIGN,
|
|
address);*/
|
|
state->Aborted = ARMul_DataAbortV;
|
|
}
|
|
//chy 2004-05-23, needn't store other when aborted
|
|
if (state->Aborted)
|
|
goto L_stm_takeabort;
|
|
|
|
}
|
|
|
|
//chy 2004-05-23,should compare the Abort Models
|
|
L_stm_takeabort:
|
|
if (BIT (21) && LHSReg != 15) {
|
|
if (!
|
|
(state->abortSig && state->Aborted
|
|
&& state->lateabtSig == LOW))
|
|
LSBase = WBBase;
|
|
}
|
|
if (state->Aborted)
|
|
TAKEABORT;
|
|
}
|
|
|
|
/* This function does the work of storing the registers listed in an STM
|
|
instruction when the S bit is set. The code here is always increment
|
|
after, it's up to the caller to get the input address correct and to
|
|
handle base register modification. */
|
|
|
|
static void
|
|
StoreSMult (ARMul_State * state,
|
|
ARMword instr, ARMword address, ARMword WBBase) {
|
|
ARMword temp;
|
|
|
|
UNDEF_LSMNoRegs;
|
|
UNDEF_LSMPCBase;
|
|
UNDEF_LSMBaseInListWb;
|
|
|
|
BUSUSEDINCPCN;
|
|
|
|
#ifndef MODE32
|
|
if (VECTORACCESS (address) || ADDREXCEPT (address))
|
|
INTERNALABORT (address);
|
|
|
|
if (BIT (15))
|
|
PATCHR15;
|
|
#endif
|
|
|
|
if (state->Bank != USERBANK) {
|
|
/* Force User Bank. */
|
|
(void) ARMul_SwitchMode (state, state->Mode, USER26MODE);
|
|
UNDEF_LSMUserBankWb;
|
|
}
|
|
|
|
for (temp = 0; !BIT (temp); temp++); /* N cycle first. */
|
|
|
|
#ifdef MODE32
|
|
ARMul_StoreWordN (state, address, state->Reg[temp++]);
|
|
#else
|
|
if (state->Aborted) {
|
|
(void) ARMul_LoadWordN (state, address);
|
|
|
|
for (; temp < 16; temp++)
|
|
/* Fake the Stores as Loads. */
|
|
if (BIT (temp)) {
|
|
/* Save this register. */
|
|
address += 4;
|
|
|
|
(void) ARMul_LoadWordS (state, address);
|
|
}
|
|
|
|
if (BIT (21) && LHSReg != 15)
|
|
LSBase = WBBase;
|
|
|
|
TAKEABORT;
|
|
return;
|
|
} else
|
|
ARMul_StoreWordN (state, address, state->Reg[temp++]);
|
|
#endif
|
|
|
|
if (state->abortSig && !state->Aborted) {
|
|
//XScale_set_fsr_far (state, ARMul_CP15_R5_ST_ALIGN, address);
|
|
state->Aborted = ARMul_DataAbortV;
|
|
}
|
|
|
|
//chy 2004-05-23, needn't store other when aborted
|
|
if (state->Aborted)
|
|
goto L_stm_s_takeabort;
|
|
/* S cycles from here on. */
|
|
for (; temp < 16; temp++)
|
|
if (BIT (temp)) {
|
|
/* Save this register. */
|
|
address += 4;
|
|
|
|
ARMul_StoreWordS (state, address, state->Reg[temp]);
|
|
|
|
if (state->abortSig && !state->Aborted) {
|
|
/*XScale_set_fsr_far (state,
|
|
ARMul_CP15_R5_ST_ALIGN,
|
|
address);*/
|
|
state->Aborted = ARMul_DataAbortV;
|
|
}
|
|
//chy 2004-05-23, needn't store other when aborted
|
|
if (state->Aborted)
|
|
goto L_stm_s_takeabort;
|
|
}
|
|
|
|
//chy 2006-02-16 , should not consider system mode, don't conside 26bit mode
|
|
if (state->Mode != USER26MODE && state->Mode != USER32MODE )
|
|
/* Restore the correct bank. */
|
|
(void) ARMul_SwitchMode (state, USER26MODE, state->Mode);
|
|
|
|
|
|
//chy 2004-05-23,should compare the Abort Models
|
|
L_stm_s_takeabort:
|
|
if (BIT (21) && LHSReg != 15) {
|
|
if (!
|
|
(state->abortSig && state->Aborted
|
|
&& state->lateabtSig == LOW))
|
|
LSBase = WBBase;
|
|
}
|
|
|
|
if (state->Aborted)
|
|
TAKEABORT;
|
|
}
|
|
|
|
/* This function does the work of adding two 32bit values
|
|
together, and calculating if a carry has occurred. */
|
|
|
|
static ARMword
|
|
Add32 (ARMword a1, ARMword a2, int *carry) {
|
|
ARMword result = (a1 + a2);
|
|
unsigned int uresult = (unsigned int) result;
|
|
unsigned int ua1 = (unsigned int) a1;
|
|
|
|
/* If (result == RdLo) and (state->Reg[nRdLo] == 0),
|
|
or (result > RdLo) then we have no carry. */
|
|
if ((uresult == ua1) ? (a2 != 0) : (uresult < ua1))
|
|
*carry = 1;
|
|
else
|
|
*carry = 0;
|
|
|
|
return result;
|
|
}
|
|
|
|
/* This function does the work of multiplying
|
|
two 32bit values to give a 64bit result. */
|
|
|
|
static unsigned
|
|
Multiply64 (ARMul_State * state, ARMword instr, int msigned, int scc) {
|
|
/* Operand register numbers. */
|
|
int nRdHi, nRdLo, nRs, nRm;
|
|
ARMword RdHi = 0, RdLo = 0, Rm;
|
|
/* Cycle count. */
|
|
int scount;
|
|
|
|
nRdHi = BITS (16, 19);
|
|
nRdLo = BITS (12, 15);
|
|
nRs = BITS (8, 11);
|
|
nRm = BITS (0, 3);
|
|
|
|
/* Needed to calculate the cycle count. */
|
|
Rm = state->Reg[nRm];
|
|
|
|
/* Check for illegal operand combinations first. */
|
|
if (nRdHi != 15
|
|
&& nRdLo != 15
|
|
&& nRs != 15
|
|
//&& nRm != 15 && nRdHi != nRdLo && nRdHi != nRm && nRdLo != nRm) {
|
|
&& nRm != 15 && nRdHi != nRdLo ) {
|
|
/* Intermediate results. */
|
|
ARMword lo, mid1, mid2, hi;
|
|
int carry;
|
|
ARMword Rs = state->Reg[nRs];
|
|
int sign = 0;
|
|
|
|
if (msigned) {
|
|
/* Compute sign of result and adjust operands if necessary. */
|
|
sign = (Rm ^ Rs) & 0x80000000;
|
|
|
|
if (((signed int) Rm) < 0)
|
|
Rm = -Rm;
|
|
|
|
if (((signed int) Rs) < 0)
|
|
Rs = -Rs;
|
|
}
|
|
|
|
/* We can split the 32x32 into four 16x16 operations. This
|
|
ensures that we do not lose precision on 32bit only hosts. */
|
|
lo = ((Rs & 0xFFFF) * (Rm & 0xFFFF));
|
|
mid1 = ((Rs & 0xFFFF) * ((Rm >> 16) & 0xFFFF));
|
|
mid2 = (((Rs >> 16) & 0xFFFF) * (Rm & 0xFFFF));
|
|
hi = (((Rs >> 16) & 0xFFFF) * ((Rm >> 16) & 0xFFFF));
|
|
|
|
/* We now need to add all of these results together, taking
|
|
care to propogate the carries from the additions. */
|
|
RdLo = Add32 (lo, (mid1 << 16), &carry);
|
|
RdHi = carry;
|
|
RdLo = Add32 (RdLo, (mid2 << 16), &carry);
|
|
RdHi += (carry + ((mid1 >> 16) & 0xFFFF) +
|
|
((mid2 >> 16) & 0xFFFF) + hi);
|
|
|
|
if (sign) {
|
|
/* Negate result if necessary. */
|
|
RdLo = ~RdLo;
|
|
RdHi = ~RdHi;
|
|
if (RdLo == 0xFFFFFFFF) {
|
|
RdLo = 0;
|
|
RdHi += 1;
|
|
} else
|
|
RdLo += 1;
|
|
}
|
|
|
|
state->Reg[nRdLo] = RdLo;
|
|
state->Reg[nRdHi] = RdHi;
|
|
} else {
|
|
fprintf (stderr, "sim: MULTIPLY64 - INVALID ARGUMENTS, instr=0x%x\n", instr);
|
|
}
|
|
if (scc)
|
|
/* Ensure that both RdHi and RdLo are used to compute Z,
|
|
but don't let RdLo's sign bit make it to N. */
|
|
ARMul_NegZero (state, RdHi | (RdLo >> 16) | (RdLo & 0xFFFF));
|
|
|
|
/* The cycle count depends on whether the instruction is a signed or
|
|
unsigned multiply, and what bits are clear in the multiplier. */
|
|
if (msigned && (Rm & ((unsigned) 1 << 31)))
|
|
/* Invert the bits to make the check against zero. */
|
|
Rm = ~Rm;
|
|
|
|
if ((Rm & 0xFFFFFF00) == 0)
|
|
scount = 1;
|
|
else if ((Rm & 0xFFFF0000) == 0)
|
|
scount = 2;
|
|
else if ((Rm & 0xFF000000) == 0)
|
|
scount = 3;
|
|
else
|
|
scount = 4;
|
|
|
|
return 2 + scount;
|
|
}
|
|
|
|
/* This function does the work of multiplying two 32bit
|
|
values and adding a 64bit value to give a 64bit result. */
|
|
|
|
static unsigned
|
|
MultiplyAdd64 (ARMul_State * state, ARMword instr, int msigned, int scc) {
|
|
unsigned scount;
|
|
ARMword RdLo, RdHi;
|
|
int nRdHi, nRdLo;
|
|
int carry = 0;
|
|
|
|
nRdHi = BITS (16, 19);
|
|
nRdLo = BITS (12, 15);
|
|
|
|
RdHi = state->Reg[nRdHi];
|
|
RdLo = state->Reg[nRdLo];
|
|
|
|
scount = Multiply64 (state, instr, msigned, LDEFAULT);
|
|
|
|
RdLo = Add32 (RdLo, state->Reg[nRdLo], &carry);
|
|
RdHi = (RdHi + state->Reg[nRdHi]) + carry;
|
|
|
|
state->Reg[nRdLo] = RdLo;
|
|
state->Reg[nRdHi] = RdHi;
|
|
|
|
if (scc)
|
|
/* Ensure that both RdHi and RdLo are used to compute Z,
|
|
but don't let RdLo's sign bit make it to N. */
|
|
ARMul_NegZero (state, RdHi | (RdLo >> 16) | (RdLo & 0xFFFF));
|
|
|
|
/* Extra cycle for addition. */
|
|
return scount + 1;
|
|
}
|
|
|
|
/* Attempt to emulate an ARMv6 instruction.
|
|
Returns non-zero upon success. */
|
|
|
|
static int
|
|
handle_v6_insn (ARMul_State * state, ARMword instr) {
|
|
ARMword lhs, temp;
|
|
|
|
switch (BITS (20, 27)) {
|
|
case 0x03:
|
|
printf ("Unhandled v6 insn: ldr\n");
|
|
break;
|
|
case 0x04:
|
|
printf ("Unhandled v6 insn: umaal\n");
|
|
break;
|
|
case 0x06:
|
|
printf ("Unhandled v6 insn: mls/str\n");
|
|
break;
|
|
case 0x16:
|
|
printf ("Unhandled v6 insn: smi\n");
|
|
break;
|
|
case 0x18:
|
|
if (BITS(4, 7) == 0x9) {
|
|
/* strex */
|
|
u32 l = LHSReg;
|
|
u32 r = RHSReg;
|
|
lhs = LHS;
|
|
|
|
bool enter = false;
|
|
|
|
if (state->currentexval == (u32)ARMul_ReadWord(state, state->currentexaddr))enter = true;
|
|
//StoreWord(state, lhs, RHS)
|
|
if (state->Aborted) {
|
|
TAKEABORT;
|
|
}
|
|
|
|
if (enter) {
|
|
ARMul_StoreWordS(state, lhs, RHS);
|
|
state->Reg[DESTReg] = 0;
|
|
}
|
|
else {
|
|
state->Reg[DESTReg] = 1;
|
|
}
|
|
|
|
return 1;
|
|
}
|
|
printf ("Unhandled v6 insn: strex\n");
|
|
break;
|
|
case 0x19:
|
|
/* ldrex */
|
|
if (BITS(4, 7) == 0x9) {
|
|
lhs = LHS;
|
|
|
|
state->currentexaddr = lhs;
|
|
state->currentexval = ARMul_ReadWord(state, lhs);
|
|
|
|
LoadWord(state, instr, lhs);
|
|
return 1;
|
|
}
|
|
printf ("Unhandled v6 insn: ldrex\n");
|
|
break;
|
|
case 0x1a:
|
|
printf ("Unhandled v6 insn: strexd\n");
|
|
break;
|
|
case 0x1b:
|
|
printf ("Unhandled v6 insn: ldrexd\n");
|
|
break;
|
|
case 0x1c:
|
|
if (BITS(4, 7) == 0x9) {
|
|
/* strexb */
|
|
lhs = LHS;
|
|
|
|
bool enter = false;
|
|
|
|
if (state->currentexval == (u32)ARMul_ReadByte(state, state->currentexaddr))enter = true;
|
|
|
|
BUSUSEDINCPCN;
|
|
if (state->Aborted) {
|
|
TAKEABORT;
|
|
}
|
|
|
|
|
|
if (enter) {
|
|
ARMul_StoreByte(state, lhs, RHS);
|
|
state->Reg[DESTReg] = 0;
|
|
}
|
|
else {
|
|
state->Reg[DESTReg] = 1;
|
|
}
|
|
|
|
//printf("In %s, strexb not implemented\n", __FUNCTION__);
|
|
UNDEF_LSRBPC;
|
|
/* WRITESDEST (dest); */
|
|
return 1;
|
|
}
|
|
printf ("Unhandled v6 insn: strexb\n");
|
|
break;
|
|
case 0x1d:
|
|
if ((BITS(4, 7)) == 0x9) {
|
|
/* ldrexb */
|
|
temp = LHS;
|
|
LoadByte(state, instr, temp, LUNSIGNED);
|
|
|
|
state->currentexaddr = temp;
|
|
state->currentexval = (u32)ARMul_ReadByte(state, temp);
|
|
|
|
//state->Reg[BITS(12, 15)] = ARMul_LoadByte(state, state->Reg[BITS(16, 19)]);
|
|
//printf("ldrexb\n");
|
|
//printf("instr is %x rm is %d\n", instr, BITS(16, 19));
|
|
//exit(-1);
|
|
|
|
//printf("In %s, ldrexb not implemented\n", __FUNCTION__);
|
|
return 1;
|
|
}
|
|
printf ("Unhandled v6 insn: ldrexb\n");
|
|
break;
|
|
case 0x1e:
|
|
printf ("Unhandled v6 insn: strexh\n");
|
|
break;
|
|
case 0x1f:
|
|
printf ("Unhandled v6 insn: ldrexh\n");
|
|
break;
|
|
case 0x30:
|
|
printf ("Unhandled v6 insn: movw\n");
|
|
break;
|
|
case 0x32:
|
|
printf ("Unhandled v6 insn: nop/sev/wfe/wfi/yield\n");
|
|
break;
|
|
case 0x34:
|
|
printf ("Unhandled v6 insn: movt\n");
|
|
break;
|
|
case 0x3f:
|
|
printf ("Unhandled v6 insn: rbit\n");
|
|
break;
|
|
case 0x61:
|
|
if ((instr & 0xFF0) == 0xf70) { //ssub16
|
|
u8 tar = BITS(12, 15);
|
|
u8 src1 = BITS(16, 19);
|
|
u8 src2 = BITS(0, 3);
|
|
s16 a1 = (state->Reg[src1] & 0xFFFF);
|
|
s16 a2 = ((state->Reg[src1] >> 0x10) & 0xFFFF);
|
|
s16 b1 = (state->Reg[src2] & 0xFFFF);
|
|
s16 b2 = ((state->Reg[src2] >> 0x10) & 0xFFFF);
|
|
state->Reg[tar] = ((a1 - a2) & 0xFFFF) | (((b1 - b2) & 0xFFFF) << 0x10);
|
|
return 1;
|
|
} else if ((instr & 0xFF0) == 0xf10) { //sadd16
|
|
u8 tar = BITS(12, 15);
|
|
u8 src1 = BITS(16, 19);
|
|
u8 src2 = BITS(0, 3);
|
|
s16 a1 = (state->Reg[src1] & 0xFFFF);
|
|
s16 a2 = ((state->Reg[src1] >> 0x10) & 0xFFFF);
|
|
s16 b1 = (state->Reg[src2] & 0xFFFF);
|
|
s16 b2 = ((state->Reg[src2] >> 0x10) & 0xFFFF);
|
|
state->Reg[tar] = ((a1 + a2) & 0xFFFF) | (((b1 + b2) & 0xFFFF) << 0x10);
|
|
return 1;
|
|
} else if ((instr & 0xFF0) == 0xf50) { //ssax
|
|
u8 tar = BITS(12, 15);
|
|
u8 src1 = BITS(16, 19);
|
|
u8 src2 = BITS(0, 3);
|
|
s16 a1 = (state->Reg[src1] & 0xFFFF);
|
|
s16 a2 = ((state->Reg[src1] >> 0x10) & 0xFFFF);
|
|
s16 b1 = (state->Reg[src2] & 0xFFFF);
|
|
s16 b2 = ((state->Reg[src2] >> 0x10) & 0xFFFF);
|
|
state->Reg[tar] = ((a1 + b2) & 0xFFFF) | (((a2 - b1) & 0xFFFF) << 0x10);
|
|
return 1;
|
|
} else if ((instr & 0xFF0) == 0xf30) { //sasx
|
|
u8 tar = BITS(12, 15);
|
|
u8 src1 = BITS(16, 19);
|
|
u8 src2 = BITS(0, 3);
|
|
s16 a1 = (state->Reg[src1] & 0xFFFF);
|
|
s16 a2 = ((state->Reg[src1] >> 0x10) & 0xFFFF);
|
|
s16 b1 = (state->Reg[src2] & 0xFFFF);
|
|
s16 b2 = ((state->Reg[src2] >> 0x10) & 0xFFFF);
|
|
state->Reg[tar] = ((a1 - b2) & 0xFFFF) | (((a2 + b1) & 0xFFFF) << 0x10);
|
|
return 1;
|
|
} else printf ("Unhandled v6 insn: sadd/ssub/ssax/sasx\n");
|
|
break;
|
|
case 0x62:
|
|
if ((instr & 0xFF0) == 0xf70) { //QSUB16
|
|
u8 tar = BITS(12, 15);
|
|
u8 src1 = BITS(16, 19);
|
|
u8 src2 = BITS(0, 3);
|
|
s16 a1 = (state->Reg[src1] & 0xFFFF);
|
|
s16 a2 = ((state->Reg[src1] >> 0x10) & 0xFFFF);
|
|
s16 b1 = (state->Reg[src2] & 0xFFFF);
|
|
s16 b2 = ((state->Reg[src2] >> 0x10) & 0xFFFF);
|
|
s32 res1 = (a1 - b1);
|
|
s32 res2 = (a2 - b2);
|
|
if (res1 > 0x7FFF) res1 = 0x7FFF;
|
|
if (res2 > 0x7FFF) res2 = 0x7FFF;
|
|
if (res1 < 0x7FFF) res1 = -0x8000;
|
|
if (res2 < 0x7FFF) res2 = -0x8000;
|
|
state->Reg[tar] = (res1 & 0xFFFF) | ((res2 & 0xFFFF) << 0x10);
|
|
return 1;
|
|
} else if ((instr & 0xFF0) == 0xf10) { //QADD16
|
|
u8 tar = BITS(12, 15);
|
|
u8 src1 = BITS(16, 19);
|
|
u8 src2 = BITS(0, 3);
|
|
s16 a1 = (state->Reg[src1] & 0xFFFF);
|
|
s16 a2 = ((state->Reg[src1] >> 0x10) & 0xFFFF);
|
|
s16 b1 = (state->Reg[src2] & 0xFFFF);
|
|
s16 b2 = ((state->Reg[src2] >> 0x10) & 0xFFFF);
|
|
s32 res1 = (a1 + b1);
|
|
s32 res2 = (a2 + b2);
|
|
if (res1 > 0x7FFF) res1 = 0x7FFF;
|
|
if (res2 > 0x7FFF) res2 = 0x7FFF;
|
|
if (res1 < 0x7FFF) res1 = -0x8000;
|
|
if (res2 < 0x7FFF) res2 = -0x8000;
|
|
state->Reg[tar] = ((res1) & 0xFFFF) | (((res2) & 0xFFFF) << 0x10);
|
|
return 1;
|
|
} else printf ("Unhandled v6 insn: qadd16/qsub16\n");
|
|
break;
|
|
case 0x63:
|
|
printf ("Unhandled v6 insn: shadd/shsub\n");
|
|
break;
|
|
case 0x65:
|
|
{
|
|
u32 rd = (instr >> 12) & 0xF;
|
|
u32 rn = (instr >> 16) & 0xF;
|
|
u32 rm = (instr >> 0) & 0xF;
|
|
u32 from = state->Reg[rn];
|
|
u32 to = state->Reg[rm];
|
|
|
|
if ((instr & 0xFF0) == 0xF10 || (instr & 0xFF0) == 0xF70) { // UADD16/USUB16
|
|
u32 h1, h2;
|
|
state->Cpsr &= 0xfff0ffff;
|
|
if ((instr & 0x0F0) == 0x070) { // USUB16
|
|
h1 = ((u16)from - (u16)to);
|
|
h2 = ((u16)(from >> 16) - (u16)(to >> 16));
|
|
if (!(h1 & 0xffff0000)) state->Cpsr |= (3 << 16);
|
|
if (!(h2 & 0xffff0000)) state->Cpsr |= (3 << 18);
|
|
}
|
|
else { // UADD16
|
|
h1 = ((u16)from + (u16)to);
|
|
h2 = ((u16)(from >> 16) + (u16)(to >> 16));
|
|
if (h1 & 0xffff0000) state->Cpsr |= (3 << 16);
|
|
if (h2 & 0xffff0000) state->Cpsr |= (3 << 18);
|
|
}
|
|
state->Reg[rd] = (u32)((h1 & 0xffff) | ((h2 & 0xffff) << 16));
|
|
return 1;
|
|
}
|
|
else
|
|
if ((instr & 0xFF0) == 0xF90 || (instr & 0xFF0) == 0xFF0) { // UADD8/USUB8
|
|
u32 b1, b2, b3, b4;
|
|
state->Cpsr &= 0xfff0ffff;
|
|
if ((instr & 0x0F0) == 0x0F0) { // USUB8
|
|
b1 = ((u8)from - (u8)to);
|
|
b2 = ((u8)(from >> 8) - (u8)(to >> 8));
|
|
b3 = ((u8)(from >> 16) - (u8)(to >> 16));
|
|
b4 = ((u8)(from >> 24) - (u8)(to >> 24));
|
|
if (!(b1 & 0xffffff00)) state->Cpsr |= (1 << 16);
|
|
if (!(b2 & 0xffffff00)) state->Cpsr |= (1 << 17);
|
|
if (!(b3 & 0xffffff00)) state->Cpsr |= (1 << 18);
|
|
if (!(b4 & 0xffffff00)) state->Cpsr |= (1 << 19);
|
|
}
|
|
else { // UADD8
|
|
b1 = ((u8)from + (u8)to);
|
|
b2 = ((u8)(from >> 8) + (u8)(to >> 8));
|
|
b3 = ((u8)(from >> 16) + (u8)(to >> 16));
|
|
b4 = ((u8)(from >> 24) + (u8)(to >> 24));
|
|
if (b1 & 0xffffff00) state->Cpsr |= (1 << 16);
|
|
if (b2 & 0xffffff00) state->Cpsr |= (1 << 17);
|
|
if (b3 & 0xffffff00) state->Cpsr |= (1 << 18);
|
|
if (b4 & 0xffffff00) state->Cpsr |= (1 << 19);
|
|
}
|
|
state->Reg[rd] = (u32)(b1 | (b2 & 0xff) << 8 | (b3 & 0xff) << 16 | (b4 & 0xff) << 24);
|
|
return 1;
|
|
}
|
|
}
|
|
printf("Unhandled v6 insn: uasx/usax\n");
|
|
break;
|
|
case 0x66:
|
|
if ((instr & 0x0FF00FF0) == 0x06600FF0) { //uqsub8
|
|
u32 rd = (instr >> 12) & 0xF;
|
|
u32 rm = (instr >> 16) & 0xF;
|
|
u32 rn = (instr >> 0) & 0xF;
|
|
u32 subfrom = state->Reg[rm];
|
|
u32 tosub = state->Reg[rn];
|
|
|
|
u8 b1 = (u8)((u8)(subfrom)-(u8)(tosub));
|
|
if (b1 > (u8)(subfrom)) b1 = 0;
|
|
u8 b2 = (u8)((u8)(subfrom >> 8) - (u8)(tosub >> 8));
|
|
if (b2 > (u8)(subfrom >> 8)) b2 = 0;
|
|
u8 b3 = (u8)((u8)(subfrom >> 16) - (u8)(tosub >> 16));
|
|
if (b3 > (u8)(subfrom >> 16)) b3 = 0;
|
|
u8 b4 = (u8)((u8)(subfrom >> 24) - (u8)(tosub >> 24));
|
|
if (b4 > (u8)(subfrom >> 24)) b4 = 0;
|
|
state->Reg[rd] = (u32)(b1 | b2 << 8 | b3 << 16 | b4 << 24);
|
|
return 1;
|
|
} else {
|
|
printf ("Unhandled v6 insn: uqsub16\n");
|
|
}
|
|
break;
|
|
case 0x67:
|
|
printf ("Unhandled v6 insn: uhadd/uhsub\n");
|
|
break;
|
|
case 0x68:
|
|
{
|
|
u32 rd = (instr >> 12) & 0xF;
|
|
u32 rn = (instr >> 16) & 0xF;
|
|
u32 rm = (instr >> 0) & 0xF;
|
|
u32 from = state->Reg[rn];
|
|
u32 to = state->Reg[rm];
|
|
u32 cpsr = state->Cpsr;
|
|
if ((instr & 0xFF0) == 0xFB0) { // SEL
|
|
u32 result;
|
|
if (cpsr & (1 << 16))
|
|
result = from & 0xff;
|
|
else
|
|
result = to & 0xff;
|
|
if (cpsr & (1 << 17))
|
|
result |= from & 0x0000ff00;
|
|
else
|
|
result |= to & 0x0000ff00;
|
|
if (cpsr & (1 << 18))
|
|
result |= from & 0x00ff0000;
|
|
else
|
|
result |= to & 0x00ff0000;
|
|
if (cpsr & (1 << 19))
|
|
result |= from & 0xff000000;
|
|
else
|
|
result |= to & 0xff000000;
|
|
state->Reg[rd] = result;
|
|
return 1;
|
|
}
|
|
}
|
|
printf("Unhandled v6 insn: pkh/sxtab/selsxtb\n");
|
|
break;
|
|
case 0x6a: {
|
|
ARMword Rm;
|
|
int ror = -1;
|
|
|
|
switch (BITS(4, 11)) {
|
|
case 0x07:
|
|
ror = 0;
|
|
break;
|
|
case 0x47:
|
|
ror = 8;
|
|
break;
|
|
case 0x87:
|
|
ror = 16;
|
|
break;
|
|
case 0xc7:
|
|
ror = 24;
|
|
break;
|
|
|
|
case 0x01:
|
|
case 0xf3:
|
|
//ichfly
|
|
//SSAT16
|
|
{
|
|
u8 tar = BITS(12, 15);
|
|
u8 src = BITS(0, 3);
|
|
u8 val = BITS(16, 19) + 1;
|
|
s16 a1 = (state->Reg[src]);
|
|
s16 a2 = (state->Reg[src] >> 0x10);
|
|
s16 min = (s16)(0x8000 >> (16 - val));
|
|
s16 max = 0x7FFF >> (16 - val);
|
|
if (min > a1) a1 = min;
|
|
if (max < a1) a1 = max;
|
|
if (min > a2) a2 = min;
|
|
if (max < a2) a2 = max;
|
|
u32 temp2 = ((u32)(a2)) << 0x10;
|
|
state->Reg[tar] = (a1 & 0xFFFF) | (temp2);
|
|
}
|
|
|
|
return 1;
|
|
default:
|
|
break;
|
|
}
|
|
|
|
if (ror == -1) {
|
|
if (BITS(4, 6) == 0x7) {
|
|
printf("Unhandled v6 insn: ssat\n");
|
|
return 0;
|
|
}
|
|
break;
|
|
}
|
|
|
|
Rm = ((state->Reg[BITS(0, 3)] >> ror) & 0xFF);
|
|
if (Rm & 0x80)
|
|
Rm |= 0xffffff00;
|
|
|
|
if (BITS(16, 19) == 0xf)
|
|
/* SXTB */
|
|
state->Reg[BITS(12, 15)] = Rm;
|
|
else
|
|
/* SXTAB */
|
|
state->Reg[BITS(12, 15)] += Rm;
|
|
|
|
return 1;
|
|
}
|
|
case 0x6b: {
|
|
ARMword Rm;
|
|
int ror = -1;
|
|
|
|
switch (BITS(4, 11)) {
|
|
case 0x07:
|
|
ror = 0;
|
|
break;
|
|
case 0x47:
|
|
ror = 8;
|
|
break;
|
|
case 0x87:
|
|
ror = 16;
|
|
break;
|
|
case 0xc7:
|
|
ror = 24;
|
|
break;
|
|
|
|
case 0xf3:
|
|
DEST = ((RHS & 0xFF) << 24) | ((RHS & 0xFF00)) << 8 | ((RHS & 0xFF0000) >> 8) | ((RHS & 0xFF000000) >> 24);
|
|
return 1;
|
|
case 0xfb:
|
|
DEST = ((RHS & 0xFF) << 8) | ((RHS & 0xFF00)) >> 8 | ((RHS & 0xFF0000) << 8) | ((RHS & 0xFF000000) >> 8);
|
|
return 1;
|
|
default:
|
|
break;
|
|
}
|
|
|
|
if (ror == -1)
|
|
break;
|
|
|
|
Rm = ((state->Reg[BITS(0, 3)] >> ror) & 0xFFFF);
|
|
if (Rm & 0x8000)
|
|
Rm |= 0xffff0000;
|
|
|
|
if (BITS(16, 19) == 0xf)
|
|
/* SXTH */
|
|
state->Reg[BITS(12, 15)] = Rm;
|
|
else
|
|
/* SXTAH */
|
|
state->Reg[BITS(12, 15)] = state->Reg[BITS(16, 19)] + Rm;
|
|
|
|
return 1;
|
|
}
|
|
case 0x6c:
|
|
if ((instr & 0xf03f0) == 0xf0070) { //uxtb16
|
|
u8 src1 = BITS(0, 3);
|
|
u8 tar = BITS(12, 15);
|
|
u32 base = state->Reg[src1];
|
|
u32 shamt = BITS(9,10)* 8;
|
|
u32 in = ((base << (32 - shamt)) | (base >> shamt));
|
|
state->Reg[tar] = in & 0x00FF00FF;
|
|
return 1;
|
|
} else
|
|
printf ("Unhandled v6 insn: uxtab16\n");
|
|
break;
|
|
case 0x6e: {
|
|
ARMword Rm;
|
|
int ror = -1;
|
|
|
|
switch (BITS(4, 11)) {
|
|
case 0x07:
|
|
ror = 0;
|
|
break;
|
|
case 0x47:
|
|
ror = 8;
|
|
break;
|
|
case 0x87:
|
|
ror = 16;
|
|
break;
|
|
case 0xc7:
|
|
ror = 24;
|
|
break;
|
|
|
|
case 0x01:
|
|
case 0xf3:
|
|
//ichfly
|
|
//USAT16
|
|
{
|
|
u8 tar = BITS(12, 15);
|
|
u8 src = BITS(0, 3);
|
|
u8 val = BITS(16, 19);
|
|
s16 a1 = (state->Reg[src]);
|
|
s16 a2 = (state->Reg[src] >> 0x10);
|
|
s16 max = 0xFFFF >> (16 - val);
|
|
if (max < a1) a1 = max;
|
|
if (max < a2) a2 = max;
|
|
u32 temp2 = ((u32)(a2)) << 0x10;
|
|
state->Reg[tar] = (a1 & 0xFFFF) | (temp2);
|
|
}
|
|
return 1;
|
|
default:
|
|
break;
|
|
}
|
|
|
|
if (ror == -1) {
|
|
if (BITS(4, 6) == 0x7) {
|
|
printf("Unhandled v6 insn: usat\n");
|
|
return 0;
|
|
}
|
|
break;
|
|
}
|
|
|
|
Rm = ((state->Reg[BITS(0, 3)] >> ror) & 0xFF);
|
|
|
|
if (BITS(16, 19) == 0xf)
|
|
/* UXTB */
|
|
state->Reg[BITS(12, 15)] = Rm;
|
|
else
|
|
/* UXTAB */
|
|
state->Reg[BITS(12, 15)] = state->Reg[BITS(16, 19)] + Rm;
|
|
|
|
return 1;
|
|
}
|
|
|
|
case 0x6f: {
|
|
ARMword Rm;
|
|
int ror = -1;
|
|
|
|
switch (BITS(4, 11)) {
|
|
case 0x07:
|
|
ror = 0;
|
|
break;
|
|
case 0x47:
|
|
ror = 8;
|
|
break;
|
|
case 0x87:
|
|
ror = 16;
|
|
break;
|
|
case 0xc7:
|
|
ror = 24;
|
|
break;
|
|
|
|
case 0xfb:
|
|
printf("Unhandled v6 insn: revsh\n");
|
|
return 0;
|
|
default:
|
|
break;
|
|
}
|
|
|
|
if (ror == -1)
|
|
break;
|
|
|
|
Rm = ((state->Reg[BITS(0, 3)] >> ror) & 0xFFFF);
|
|
|
|
/* UXT */
|
|
/* state->Reg[BITS (12, 15)] = Rm; */
|
|
/* dyf add */
|
|
if (BITS(16, 19) == 0xf) {
|
|
state->Reg[BITS(12, 15)] = (Rm >> (8 * BITS(10, 11))) & 0x0000FFFF;
|
|
}
|
|
else {
|
|
/* UXTAH */
|
|
/* state->Reg[BITS (12, 15)] = state->Reg [BITS (16, 19)] + Rm; */
|
|
// printf("rd is %x rn is %x rm is %x rotate is %x\n", state->Reg[BITS (12, 15)], state->Reg[BITS (16, 19)]
|
|
// , Rm, BITS(10, 11));
|
|
// printf("icounter is %lld\n", state->NumInstrs);
|
|
state->Reg[BITS(12, 15)] = (state->Reg[BITS(16, 19)] >> (8 * (BITS(10, 11)))) + Rm;
|
|
// printf("rd is %x\n", state->Reg[BITS (12, 15)]);
|
|
// exit(-1);
|
|
}
|
|
|
|
return 1;
|
|
}
|
|
case 0x70:
|
|
if ((instr & 0xf0d0) == 0xf010) { //smuad //ichfly
|
|
u8 tar = BITS(16, 19);
|
|
u8 src1 = BITS(0, 3);
|
|
u8 src2 = BITS(8, 11);
|
|
u8 swap = BIT(5);
|
|
s16 a1 = (state->Reg[src1] & 0xFFFF);
|
|
s16 a2 = ((state->Reg[src1] >> 0x10) & 0xFFFF);
|
|
s16 b1 = swap ? ((state->Reg[src2] >> 0x10) & 0xFFFF) : (state->Reg[src2] & 0xFFFF);
|
|
s16 b2 = swap ? (state->Reg[src2] & 0xFFFF) : ((state->Reg[src2] >> 0x10) & 0xFFFF);
|
|
state->Reg[tar] = a1*a2 + b1*b2;
|
|
return 1;
|
|
|
|
} else if ((instr & 0xf0d0) == 0xf050) { //smusd
|
|
u8 tar = BITS(16, 19);
|
|
u8 src1 = BITS(0, 3);
|
|
u8 src2 = BITS(8, 11);
|
|
u8 swap = BIT(5);
|
|
s16 a1 = (state->Reg[src1] & 0xFFFF);
|
|
s16 a2 = ((state->Reg[src1] >> 0x10) & 0xFFFF);
|
|
s16 b1 = swap ? ((state->Reg[src2] >> 0x10) & 0xFFFF) : (state->Reg[src2] & 0xFFFF);
|
|
s16 b2 = swap ? (state->Reg[src2] & 0xFFFF) : ((state->Reg[src2] >> 0x10) & 0xFFFF);
|
|
state->Reg[tar] = a1*a2 - b1*b2;
|
|
return 1;
|
|
} else if ((instr & 0xd0) == 0x10) { //smlad
|
|
u8 tar = BITS(16, 19);
|
|
u8 src1 = BITS(0, 3);
|
|
u8 src2 = BITS(8, 11);
|
|
u8 src3 = BITS(12, 15);
|
|
u8 swap = BIT(5);
|
|
|
|
u32 a3 = state->Reg[src3];
|
|
|
|
s16 a1 = (state->Reg[src1] & 0xFFFF);
|
|
s16 a2 = ((state->Reg[src1] >> 0x10) & 0xFFFF);
|
|
s16 b1 = swap ? ((state->Reg[src2] >> 0x10) & 0xFFFF) : (state->Reg[src2] & 0xFFFF);
|
|
s16 b2 = swap ? (state->Reg[src2] & 0xFFFF) : ((state->Reg[src2] >> 0x10) & 0xFFFF);
|
|
state->Reg[tar] = a1*a2 + b1*b2 + a3;
|
|
return 1;
|
|
} else printf ("Unhandled v6 insn: smuad/smusd/smlad/smlsd\n");
|
|
break;
|
|
case 0x74:
|
|
printf ("Unhandled v6 insn: smlald/smlsld\n");
|
|
break;
|
|
case 0x75:
|
|
printf ("Unhandled v6 insn: smmla/smmls/smmul\n");
|
|
break;
|
|
case 0x78:
|
|
printf ("Unhandled v6 insn: usad/usada8\n");
|
|
break;
|
|
case 0x7a:
|
|
printf ("Unhandled v6 insn: usbfx\n");
|
|
break;
|
|
case 0x7c:
|
|
printf ("Unhandled v6 insn: bfc/bfi\n");
|
|
break;
|
|
case 0x84:
|
|
printf ("Unhandled v6 insn: srs\n");
|
|
break;
|
|
default:
|
|
break;
|
|
}
|
|
printf("Unhandled v6 insn: UNKNOWN: %08x %08X\n", instr, BITS(20, 27));
|
|
return 0;
|
|
} |