NaxdyOrg/embassy
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

Special handling for timers instead

Browse source
This commit is contained in:
Ulf Lilleengen 2021-06-10 09:52:57 +02:00
parent 0a9022d59f
commit 8dd3ddd228
1 changed files with 34 additions and 34 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

28
stm32-metapac/gen/src/lib.rs
View file

@ -268,22 +268,12 @@ pub fn gen(options: Options) {
}
if let Some(rcc) = &rcc {
let mut generate_rcc_peripheral = |clock_prefix| {
// Workaround for clock registers being split on some chip families. Assume fields are
// named after peripheral and look for first field matching and use that register.
//
// Not all peripherals have the clock hint due to insufficient information from
// chip definition. If clock is not specified, the first matching register with the
// expected field will be used.
let en = find_reg_for_field(
&rcc,
p.clock.as_ref().unwrap_or(&String::new()),
&format!("{}EN", name),
);
let rst = find_reg_for_field(
&rcc,
p.clock.as_ref().unwrap_or(&String::new()),
&format!("{}RST", name),
);
let en = find_reg_for_field(&rcc, clock_prefix, &format!("{}EN", name));
let rst = find_reg_for_field(&rcc, clock_prefix, &format!("{}RST", name));
match (en, rst) {
(Some((enable_reg, enable_field)), Some((reset_reg, reset_field))) => {
@ -305,6 +295,16 @@ pub fn gen(options: Options) {
println!("Unable to find enable and reset register for {}", name)
}
}
};
if let Some(clock) = &p.clock {
generate_rcc_peripheral(clock);
} else if name.starts_with("TIM") {
// Not all peripherals like timers the clock hint due to insufficient information from
// chip definition. If clock is not specified, the first matching register with the
// expected field will be used.
generate_rcc_peripheral("");
}
}
}