This website requires JavaScript.
Explore
Help
Sign in
Rion
/
R
Watch
1
Star
0
Fork
You've already forked R
0
forked from
Mirror/Ryujinx
Code
Pull requests
Activity
b73fa8eb22
R
/
Ryujinx
History
gdkchan
be1d01bf7d
Shouldn't have undone this
2018-02-15 01:35:44 -03:00
..
Cpu
Shouldn't have undone this
2018-02-15 01:35:44 -03:00
Gal
aloha
2018-02-04 20:08:20 -03:00
Gpu
Fixes to memory management
2018-02-09 21:13:18 -03:00
Loaders
Add FVCTZS (fixed point variant) and LD1 (single structure variant) instructions
2018-02-09 00:26:20 -03:00
OsHle
Emit CIL directly for more SIMD instructions, add UCVTF (vector, scalar) and UZP2, fix XTN (?)
2018-02-15 01:32:25 -03:00
Config.cs
config bugfix (
#6
)
2018-02-09 00:23:20 -03:00
Logging.cs
Move a few more SIMD instructions to emit CIL directly instead of a method call
2018-02-09 17:14:47 -03:00
Switch.cs
aloha
2018-02-04 20:08:20 -03:00
VirtualFs.cs
Support loading NSO/NRO without a MOD0 header, stub some functions, support more ids on SvcGetInfo
2018-02-06 20:28:32 -03:00