This website requires JavaScript.
Explore
Help
Sign in
solvise
/
Ryujinx
Watch
1
Star
1
Fork
You've already forked Ryujinx
0
forked from
Mirror/Ryujinx
Code
Pull requests
Activity
5912bd2beb
Ryujinx
/
Ryujinx.Core
/
OsHle
/
Svc
History
gdkchan
5912bd2beb
Disable memory checks by default, even on debug, move ram memory allocation inside the CPU, since the size if fixed anyway, better heap region size
2018-03-09 23:12:57 -03:00
..
SvcHandler.cs
Add FCVTL and FCVTN instruction (no Half support yet), stub SvcClearEvent
2018-03-05 12:58:56 -03:00
SvcMemory.cs
Remove QueryMemory workaround
2018-03-05 16:20:30 -03:00
SvcSystem.cs
Disable memory checks by default, even on debug, move ram memory allocation inside the CPU, since the size if fixed anyway, better heap region size
2018-03-09 23:12:57 -03:00
SvcThread.cs
Add MUL (vector by element), fix FCVTN, make svcs use MakeError too
2018-03-05 16:18:37 -03:00
SvcThreadSync.cs
Add MUL (vector by element), fix FCVTN, make svcs use MakeError too
2018-03-05 16:18:37 -03:00