This website requires JavaScript.
Explore
Help
Sign in
tidus4400
/
rjx-mirror
Watch
1
Star
0
Fork
You've already forked rjx-mirror
0
forked from
Mirror/Ryujinx
Code
Pull requests
Activity
3777fb44cf
rjx-mirror
/
Ryujinx.Core
/
OsHle
/
Svc
History
gdkchan
3777fb44cf
Allow to enable/disable memory checks even on release mode through the flag, return error for invalid addresses on SvcMap*Memory svcs, do not return error on SvcQueryMemory (instead, return reserved for the end of the address space), other minor tweaks
2018-03-10 20:39:16 -03:00
..
SvcHandler.cs
Add FCVTL and FCVTN instruction (no Half support yet), stub SvcClearEvent
2018-03-05 12:58:56 -03:00
SvcMemory.cs
Allow to enable/disable memory checks even on release mode through the flag, return error for invalid addresses on SvcMap*Memory svcs, do not return error on SvcQueryMemory (instead, return reserved for the end of the address space), other minor tweaks
2018-03-10 20:39:16 -03:00
SvcSystem.cs
Disable memory checks by default, even on debug, move ram memory allocation inside the CPU, since the size if fixed anyway, better heap region size
2018-03-09 23:12:57 -03:00
SvcThread.cs
Add MUL (vector by element), fix FCVTN, make svcs use MakeError too
2018-03-05 16:18:37 -03:00
SvcThreadSync.cs
Add MUL (vector by element), fix FCVTN, make svcs use MakeError too
2018-03-05 16:18:37 -03:00