forked from Mirror/Ryujinx
f0824fde9f
* Add host CPU memory barriers for DMB/DSB and ordered load/store * PPTC version bump * Revert to old barrier order |
||
---|---|---|
.. | ||
Assembler.cs | ||
AssemblerTable.cs | ||
CallConvName.cs | ||
CallingConvention.cs | ||
CodeGenCommon.cs | ||
CodeGenContext.cs | ||
CodeGenerator.cs | ||
HardwareCapabilities.cs | ||
IntrinsicInfo.cs | ||
IntrinsicTable.cs | ||
IntrinsicType.cs | ||
PreAllocator.cs | ||
X86Condition.cs | ||
X86Instruction.cs | ||
X86Optimizer.cs | ||
X86Register.cs |