embassy/embassy-stm32/src/lib.rs

199 lines
5 KiB
Rust
Raw Normal View History

#![cfg_attr(not(test), no_std)]
#![cfg_attr(feature = "nightly", feature(async_fn_in_trait, impl_trait_projections))]
2021-04-23 21:47:34 +00:00
// This must go FIRST so that all the other modules see its macros.
pub mod fmt;
include!(concat!(env!("OUT_DIR"), "/_macros.rs"));
// Utilities
pub mod time;
mod traits;
// Always-present hardware
2021-07-15 03:42:06 +00:00
pub mod dma;
2021-04-05 23:31:29 +00:00
pub mod gpio;
pub mod rcc;
#[cfg(feature = "_time-driver")]
mod time_driver;
2021-12-08 16:36:40 +00:00
pub mod timer;
// Sometimes-present hardware
2021-07-08 18:55:27 +00:00
2021-06-10 19:33:43 +00:00
#[cfg(adc)]
pub mod adc;
#[cfg(can)]
pub mod can;
2021-05-28 17:31:40 +00:00
#[cfg(dac)]
pub mod dac;
2021-11-10 13:47:16 +00:00
#[cfg(dcmi)]
pub mod dcmi;
2022-05-04 18:48:37 +00:00
#[cfg(eth)]
pub mod eth;
#[cfg(feature = "exti")]
2021-06-24 22:36:42 +00:00
pub mod exti;
2022-02-08 13:32:18 +00:00
#[cfg(fmc)]
pub mod fmc;
#[cfg(i2c)]
2021-05-24 15:41:37 +00:00
pub mod i2c;
2021-09-26 23:46:17 +00:00
#[cfg(crc)]
pub mod crc;
pub mod flash;
#[cfg(all(spi_v1, rcc_f4))]
pub mod i2s;
2021-11-27 02:05:10 +00:00
pub mod pwm;
#[cfg(quadspi)]
pub mod qspi;
#[cfg(rng)]
2021-04-26 18:11:46 +00:00
pub mod rng;
2023-04-18 00:07:58 +00:00
#[cfg(all(rtc, not(rtc_v1)))]
pub mod rtc;
#[cfg(sdmmc)]
pub mod sdmmc;
#[cfg(spi)]
2021-05-10 19:21:57 +00:00
pub mod spi;
#[cfg(stm32wb)]
pub mod tl_mbox;
#[cfg(usart)]
pub mod usart;
#[cfg(usb)]
2022-05-29 22:36:30 +00:00
pub mod usb;
2023-01-11 16:51:30 +00:00
#[cfg(otg)]
pub mod usb_otg;
#[cfg(iwdg)]
pub mod wdg;
// This must go last, so that it sees all the impl_foo! macros defined earlier.
pub(crate) mod _generated {
#![allow(dead_code)]
#![allow(unused_imports)]
#![allow(non_snake_case)]
2021-05-10 19:21:57 +00:00
include!(concat!(env!("OUT_DIR"), "/_generated.rs"));
}
pub use crate::_generated::interrupt;
/// Macro to bind interrupts to handlers.
///
/// This defines the right interrupt handlers, and creates a unit struct (like `struct Irqs;`)
/// and implements the right [`Binding`]s for it. You can pass this struct to drivers to
/// prove at compile-time that the right interrupts have been bound.
// developer note: this macro can't be in `embassy-cortex-m` due to the use of `$crate`.
#[macro_export]
macro_rules! bind_interrupts {
($vis:vis struct $name:ident { $($irq:ident => $($handler:ty),*;)* }) => {
$vis struct $name;
$(
#[allow(non_snake_case)]
#[no_mangle]
unsafe extern "C" fn $irq() {
$(
<$handler as $crate::interrupt::typelevel::Handler<$crate::interrupt::typelevel::$irq>>::on_interrupt();
)*
}
$(
unsafe impl $crate::interrupt::typelevel::Binding<$crate::interrupt::typelevel::$irq, $handler> for $name {}
)*
)*
};
}
// Reexports
pub use _generated::{peripherals, Peripherals};
use embassy_cortex_m::interrupt::Priority;
pub use embassy_hal_common::{into_ref, Peripheral, PeripheralRef};
#[cfg(feature = "unstable-pac")]
pub use stm32_metapac as pac;
#[cfg(not(feature = "unstable-pac"))]
pub(crate) use stm32_metapac as pac;
2021-05-01 01:07:17 +00:00
#[cfg(feature = "rt")]
pub use crate::pac::NVIC_PRIO_BITS;
2021-05-01 01:07:17 +00:00
#[non_exhaustive]
pub struct Config {
pub rcc: rcc::Config,
#[cfg(dbgmcu)]
pub enable_debug_during_sleep: bool,
#[cfg(bdma)]
pub bdma_interrupt_priority: Priority,
#[cfg(dma)]
pub dma_interrupt_priority: Priority,
2023-04-16 22:04:54 +00:00
#[cfg(gpdma)]
pub gpdma_interrupt_priority: Priority,
}
2021-05-01 01:07:17 +00:00
impl Default for Config {
fn default() -> Self {
Self {
rcc: Default::default(),
#[cfg(dbgmcu)]
enable_debug_during_sleep: true,
#[cfg(bdma)]
bdma_interrupt_priority: Priority::P0,
#[cfg(dma)]
dma_interrupt_priority: Priority::P0,
2023-04-16 22:04:54 +00:00
#[cfg(gpdma)]
gpdma_interrupt_priority: Priority::P0,
}
2021-05-01 01:07:17 +00:00
}
}
/// Initialize embassy.
pub fn init(config: Config) -> Peripherals {
2021-05-01 01:07:17 +00:00
let p = Peripherals::take();
unsafe {
#[cfg(dbgmcu)]
if config.enable_debug_during_sleep {
crate::pac::DBGMCU.cr().modify(|cr| {
2023-01-17 17:54:23 +00:00
#[cfg(any(dbgmcu_f0, dbgmcu_c0, dbgmcu_g0, dbgmcu_u5))]
2022-02-26 00:20:42 +00:00
{
cr.set_dbg_stop(true);
cr.set_dbg_standby(true);
}
#[cfg(any(
2022-06-12 20:15:44 +00:00
dbgmcu_f1, dbgmcu_f2, dbgmcu_f3, dbgmcu_f4, dbgmcu_f7, dbgmcu_g4, dbgmcu_f7, dbgmcu_l0, dbgmcu_l1,
dbgmcu_l4, dbgmcu_wb, dbgmcu_wl
2022-02-26 00:20:42 +00:00
))]
{
cr.set_dbg_sleep(true);
cr.set_dbg_stop(true);
cr.set_dbg_standby(true);
}
#[cfg(dbgmcu_h7)]
{
cr.set_d1dbgcken(true);
cr.set_d3dbgcken(true);
cr.set_dbgsleep_d1(true);
cr.set_dbgstby_d1(true);
cr.set_dbgstop_d1(true);
}
});
}
2021-07-22 18:38:45 +00:00
gpio::init();
dma::init(
#[cfg(bdma)]
config.bdma_interrupt_priority,
#[cfg(dma)]
config.dma_interrupt_priority,
2023-04-16 22:04:54 +00:00
#[cfg(gpdma)]
config.gpdma_interrupt_priority,
);
#[cfg(feature = "exti")]
exti::init();
2021-07-06 13:54:55 +00:00
rcc::init(config.rcc);
// must be after rcc init
#[cfg(feature = "_time-driver")]
time_driver::init();
2021-05-01 01:07:17 +00:00
}
p
}