NaxdyOrg/embassy
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

Fix formatting of comments

Browse source
This commit is contained in:
Tyler Gilbert 2024-01-03 11:07:57 -06:00
parent 727906fa04
commit 7944e854dd
1 changed files with 4 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
embassy-stm32/src/rcc/u5.rs
View file

@ -45,13 +45,13 @@ pub struct PllConfig {
/// The multiplied clock – `source` divided by `m` times `n` – must be between 128 and 544 /// The multiplied clock – `source` divided by `m` times `n` – must be between 128 and 544
/// MHz. The upper limit may be lower depending on the `Config { voltage_range }`. /// MHz. The upper limit may be lower depending on the `Config { voltage_range }`.
pub n: Plln, pub n: Plln,
/// The divider for the P output. /// The divider for the P output.
/// ///
/// The P output is one of several options /// The P output is one of several options
/// that can be used to feed the SAI/MDF/ADF Clock mux's. /// that can be used to feed the SAI/MDF/ADF Clock mux's.
pub p: Plldiv, pub p: Plldiv,
/// The divider for the Q output. /// The divider for the Q output.
/// ///
/// The Q ouput is one of severals options that can be used to feed the 48MHz clocks /// The Q ouput is one of severals options that can be used to feed the 48MHz clocks
/// and the OCTOSPI clock. It may also be used on the MDF/ADF clock mux's. /// and the OCTOSPI clock. It may also be used on the MDF/ADF clock mux's.
pub q: Plldiv, pub q: Plldiv,